VIETNAM NATIONAL UNIVERSITY HO CHI MINH
HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY
FACULTY OF ELECTRICAL & ELECTRONICS ENGINEERING
DEPARTMENT OF ELECTRONICS
----------o0o----------

Senior Design Project

AXI-APB-UART Bridge Implementation in RISC-V Architecture

Instructor: PhD. Tran Hoang Linh

Students:

Nguyễn Chí Bảo – 2151175

Nguyễn Quốc Gia Bảo - 2151176

HO CHI MINH CITY, JUNE 2025

ĐẠI HỌC QUỐC GIA TP.HỒ CHÍ MINH
TRƯỜNG ĐẠI HỌC BÁCH KHOA

-----☆-----

Số: _____ /BKĐT
Khoa: **Điện – Điện tử**
Bộ Môn: **Điện Tử**

CỘNG HÒA XÃ HỘI CHỦ NGHĨA VIỆT NAM
Độc lập – Tự do – Hạnh phúc.

-----☆-----

NHIỆM VỤ LUẬN VĂN TỐT NGHIỆP

1. HỌ VÀ TÊN: NGUYỄN QUỐC GIA BẢO MSSV: 2151176
   NGUYỄN CHÍ BẢO 2151175
2. NGÀNH: **HỆ THỐNG MẠCH – PHẦN CỨNG** LỚP : TT21HSA1
3. Đề tài: **AXI-APB-UART Bridge Implementation in RISC-V Architecture**
4. Nhiệm vụ (Yêu cầu về nội dung và số liệu ban đầu):

   Thiết kế và triển khai hệ thống truyền thông UART dựa trên kiến trúc RISC-V, thiết kế và sử dụng cầu nối AXI-APB để kết nối bộ xử lý tốc độ cao với ngoại vi UART. Yêu cầu hệ thống hoạt động song công toàn phần, cấu hình được baudrate và parity, có tích hợp FIFO để đảm bảo dữ liệu ổn định. Hệ thống cần được kiểm chứng bằng mô phỏng và triển khai thực tế trên kit FPGA DE2, giao tiếp qua GPIO UART với phần mềm Hercules. Thiết kế phải đảm bảo tính mô-đun, có thể mở rộng trong tương lai.
5. Ngày giao nhiệm vụ luận văn: Tháng 2 năm 2025
6. Ngày hoàn thành nhiệm vụ: Tháng 6 năm 2025
7. Họ và tên người hướng dẫn: Phần hướng dẫn
   TS. Trần Hoàng Linh 100%

Nội dung và yêu cầu LVTN đã được thông qua Bộ Môn.

Tp.HCM, ngày..... tháng..... năm 20

CHỦ NHIỆM BỘ MÔN **NGƯỜI HƯỚNG DẪN CHÍNH**

PHẦN DÀNH CHO KHOA, BỘ MÔN:
Người duyệt (chấm sơ bộ):.....
Đơn vị:.....
Ngày bảo vệ : .....
Điểm tổng kết: .....

Acknowledgment

We express our sincere gratitude to our project advisors, Dr. Tran Hoang Linh and Mr. Cao Xuan Hai, lecturers in the Electronics Department at Ho Chi Minh City University of Technology. Their invaluable guidance, insightful feedback, and unwavering support throughout the development of this capstone project were instrumental in its successful completion.

We would also like to extend our appreciation to the faculty members of the Electronics Department who have imparted their knowledge and expertise, laying a solid theoretical foundation that enabled us to undertake this project successfully.

Furthermore, we acknowledge the contributions of our project partner, whose collaboration, dedication, and teamwork were essential in overcoming challenges and achieving our objectives.

While we have strived to produce a comprehensive and well-researched project, we acknowledge that there may be room for improvement. We welcome any constructive feedback and guidance from our advisors and faculty, which will undoubtedly enhance our understanding and better prepare us for future professional endeavors.

Ho Chi Minh city, 2 June 2025

Students

ABSTRACT

This thesis presents the successful design, simulation, and FPGA implementation of a complete **AXI-APB-UART communication system based on a RISC-V CPU architecture**. The system integrates an **AXI-to-APB bridge**, an **APB-UART module**, and a **FIFO-based data handling mechanism**, enabling efficient and reliable serial communication between a RISC-V processor and external devices via UART. The implementation was thoroughly verified through RTL simulation and real-world testing on an **Altera DE2 FPGA board** using the **Hercules terminal** for UART data exchange.

The modular architecture allows for clean separation of the AXI interface logic, APB control, and UART transmission/reception modules, ensuring scalability and ease of maintenance. Signal synchronization, error detection, and read/write arbitration were carefully designed to support robust bidirectional communication. In transmit mode, data is configured using FPGA switches and sent to Hercules via UART. In receive mode, characters sent from Hercules are accurately captured and displayed on the DE2 board's seven-segment and LED indicators.

This end-to-end implementation validates the correctness and practicality of integrating AXI and APB protocols with UART for RISC-V-based embedded platforms. The system serves as a foundational prototype for future expansion, such as integrating a timer peripheral or interrupt-driven data handling.

By achieving these goals, the project contributes to the advancement of RISC-V-based embedded system designs, offering a reliable and adaptable solution for various applications.

TABLE OF CONTENTS

LIST OF FIGURES

LIST OF TABLES

1. INTRODUCTION

1.1 Overview

This project presents the successful design and implementation of a complete AXI-APB-UART communication system controlled by a RISC-V CPU core on an FPGA platform.

The system facilitates reliable data transmission between the RISC-V core and UART peripherals, using an AXI-to-APB bridge to connect high-speed AXI buses with low-complexity APB-based peripheral modules. The UART interface enables asynchronous serial communication, allowing the FPGA to interact with external devices such as PCs via tools like the Hercules terminal. To ensure communication integrity, the system incorporates synchronization and error-checking mechanisms.

The RISC-V CPU core executes custom assembly code to configure the UART via APB registers, handling both data transmission and reception in real time. The design is implemented on the **Altera DE2 FPGA development board**, and communication is tested through a serial interface with the **Hercules terminal application**. The RISC-V processor executes custom assembly code to configure and control UART behavior, enabling real-time data transmission and reception. In this setup:

- **Data from the Hercules terminal** is received on the FPGA and visualized via the DE2 board's onboard LEDs and 7-segment displays.
- **Data transmission to Hercules** is achieved using the DE2 board's hardware switches as input, with a dedicated switch acting as a *tx_enable* control signal.

This practical testbed validates the full AXI-APB-UART pipeline, showcasing seamless interaction between hardware and software components. The modularity of the design allows for easy adaptation and reuse in other RISC-V-based embedded systems. Additionally, this implementation lays the groundwork for future system enhancements, such as adding timer modules or DMA controllers, to support more complex and time-sensitive embedded applications. Overall, the project demonstrates a successful step toward building robust and flexible RISC-V-based communication systems for real-world use.

1.2 Mission

The mission of this project is to design, implement, and validate a complete AXI-APB-UART communication system integrated with a RISC-V CPU core, delivering a scalable, modular, and verifiable platform for embedded system applications. This work bridges architectural design and practical hardware realization, aiming to provide a reliable communication subsystem that can serve as a foundation for future SoC development.

1. AXI-APB Subsystem

- Design and implement an AXI-to-APB bridge to interface high-speed AXI buses with low-complexity APB peripherals.
- Ensure low-latency and synchronized signal conversion between the AXI master (e.g., RISC-V CPU) and APB slave devices.

2. UART Module

- Develop a UART transmitter and receiver supporting standard baud rates, start/stop bits, and optional parity checks.
- Integrate error detection mechanisms to maintain data integrity during asynchronous communication.
- Ensure compatibility with common terminal applications such as Hercules for real-world testing.

3. APB-UART Bridge

- Implement a dedicated APB-UART bridge that acts as an intermediary between the APB interface and UART modules.
- Manage data buffering (FIFO), protocol synchronization, and transmission control signals.

4. RISC-V CPU Integration

- Embed the entire AXI-APB-UART system under the control of a custom RISC-V CPU core.
- Use RISC-V assembly to configure UART registers, manage control flow, and handle transmitted/received data.

- Demonstrate instruction-driven communication control in a real-time embedded environment.

5. Hardware Implementation and Verification

- Deploy the full system on the Altera DE2 FPGA development board.
- Use onboard peripherals such as LEDs, switches, and 7-segment displays to visualize data transfer and user interaction.
- Verify bidirectional communication using the Hercules terminal and confirm correct operation through hardware I/O feedback.

By completing these objectives, this project delivers a fully functional embedded communication framework that showcases the capabilities of open-source RISC-V architectures combined with standard bus protocols. The integration and successful testing on FPGA not only confirm the design's feasibility but also establish a strong base for extending the system toward more advanced SoC platforms, including future AXI-APB-TIMER-DMA implementations.

1.3 Division of work in the group

This project was a joint effort between two group members:

Nguyen Quoc Gia Bao (Student ID: **2151176**)

Nguyen Chi Bao (Student ID: **2151175**)

Work was divided based on each member's area of responsibility and technical focus, while collaboration was maintained on system integration, testing, and documentation. The following outlines the specific contributions:

1.3.1 Nguyen Quoc Gia Bao (2151176):

Main Contributions:

APB-UART Design & Implementation:

- Developed the complete APB-UART module, including both the transmitter and receiver paths.

- Created supporting submodules such as PISO, SIPO, BaudGenTx, BaudGenRx, and ErrorCheck.

FIFO Buffer Integration:

- Designed and implemented the FIFO buffer to manage asynchronous data flow between UART and the APB interface.

Verification:

- Simulated and debugged UART transmission and reception logic.
- Validated communication with the Hercules terminal.

1.3.2 Nguyen Chi Bao (2151175):

Main Contributions:

RISC-V CPU Core Integration:

- Integrated and configured the RISC-V processor core, enabling instruction-driven control over UART communication.
- Developed custom assembly code for initializing and managing APB transactions.

AXI-to-APB Bridge:

- Implemented the AXI interface for high-performance bus communication.
- Designed and connected the AXI-to-APB bridge to enable peripheral access from the RISC-V core.

System Control:

- Managed the control flow between AXI master, APB peripherals, and UART modules.

1.3.3 Joint Responsibilities

Both members collaborated on the following aspects:

- **System Integration:**

Connected RISC-V core, AXI/APB infrastructure, UART, and peripherals into a unified communication system.

- **FPGA Implementation:**

Deployed the design onto the Altera DE2 FPGA board.

Configured I/O through onboard LEDs, switches, and 7-segment displays.

- **Testing and Debugging**:

Performed full system testing using the Hercules terminal for UART transmission and reception.

Verified synchronization, timing, and overall system functionality.

- **Documentation:**

Co-authored the final report, including design diagrams, simulation results, and hardware validation.

2. THEORY

2.1 RISC-V Micro-architecture Basics

2.1.1 Overview of RISC-V Architecture

a. Introduction to RISC-V:

RISC-V (Reduced Instruction Set Computing - Version 5) is an open-source instruction set architecture (ISA) designed for simplicity, flexibility, and scalability. It is not tied to any specific company, making it widely accessible for academic research, industry, and hobbyists. RISC-V's design principles emphasize modularity and extensibility, allowing the ISA to support a wide range of applications, from small embedded systems to high-performance servers.

b. Key Features of RISC-V:

Open and Free: Unlike many proprietary ISAs, RISC-V is open-source, meaning anyone can use, modify, and implement it without paying licensing fees.

Modular Design: RISC-V is designed with a base integer instruction set, which can be extended with optional extensions (e.g., for floating-point operations, atomic operations, and vector processing).

Simplicity and Clean Slate Design: The RISC-V ISA is clean and simple, free from legacy features that complicate other ISAs. This simplicity makes it easier to implement and optimize.

Scalability: The RISC-V architecture supports various bit-widths (32, 64, and 128 bits), making it suitable for different performance and application requirements.

c. Comparison with Other ISAs:

RISC-V is often compared to other ISAs like ARM and x86. ARM is widely used in mobile and embedded devices, while x86 dominates the PC and server markets. RISC-V differentiates itself by being open-source and having a clean, extensible design that can adapt to a broad range of applications without the baggage of historical design decisions.

2.1.2 RV32I Base Integer Instruction Set

a. Overview:

The RV32I (RISC-V 32-bit Integer) instruction set is the foundational subset of the RISC-V architecture. It includes all the necessary instructions for basic integer computation, control flow, and memory access. The RV32I set is mandatory for all 32-bit RISC-V processors, ensuring a standard base for software development.

RV32I Base Instruction Set

imm[31:12]				rd	0110111	LUI
imm[31:12]				rd	0010111	AUIPC
imm[20|10:1|11|19:12]				rd	1101111	JAL
imm[11:0]		rs1	000	rd	1100111	JALR
imm[12|10:5]	rs2	rs1	000	imm[4:1|11]	1100011	BEQ
imm[12|10:5]	rs2	rs1	001	imm[4:1|11]	1100011	BNE
imm[12|10:5]	rs2	rs1	100	imm[4:1|11]	1100011	BLT
imm[12|10:5]	rs2	rs1	101	imm[4:1|11]	1100011	BGE
imm[12|10:5]	rs2	rs1	110	imm[4:1|11]	1100011	BLTU
imm[12|10:5]	rs2	rs1	111	imm[4:1|11]	1100011	BGEU
imm[11:0]		rs1	000	rd	0000011	LB
imm[11:0]		rs1	001	rd	0000011	LH
imm[11:0]		rs1	010	rd	0000011	LW
imm[11:0]		rs1	100	rd	0000011	LBU
imm[11:0]		rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	010	rd	0010011	SLTI
imm[11:0]		rs1	011	rd	0010011	SLTIU
imm[11:0]		rs1	100	rd	0010011	XORI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
fm | pred | succ		rs1	000	rd	0001111	FENCE
000000000000		00000	000	00000	1110011	ECALL
000000000001		00000	000	00000	1110011	EBREAK

Figure 1. RV32I Instruction Set

b. Instruction Categories:

Arithmetic and Logic Instructions: These instructions perform basic arithmetic (addition, subtraction, etc.) and logical operations (AND, OR, XOR).

Examples: ADD, SUB, AND, OR, XOR

Control Transfer Instructions: Instructions that alter the flow of execution, such as jumps and branches.

Examples: JAL (Jump and Link), BEQ (Branch if Equal), BNE (Branch if Not Equal)

Memory Access Instructions: Instructions for loading from and storing data to memory.

Examples: LW (Load Word), SW (Store Word)

Immediate Instructions: Instructions that perform operations using immediate (constant) values.

Examples: ADDI (Add Immediate), ANDI (AND Immediate)

2.1.3 5-Stage Pipeline Architecture

2.1.3.1 Introduction to Pipelining:

Pipelining improves CPU performance by overlapping the execution of multiple instructions, increasing throughput and efficient resource utilization.

2.1.3.2 5-Stage Pipeline:

Instruction Fetch (IF): Fetch the instruction from memory using the Program Counter (PC).

Instruction Decode (ID): Decode the instruction and read necessary registers.

Execute (EX): Perform arithmetic or logical operations in the ALU.

Memory Access (MEM): Access memory for load and store instructions.

Write Back (WB): Write the result back to the register file.

Data Flow Example:



Figure 2. Example of data flow

2.1.3.3 Pipeline Hazards

Definition and Types:

Pipeline hazards are conditions that prevent the next instruction from executing in its designated clock cycle, classified into data, control, and structural hazards.

Data Hazards:

- Read-After-Write (RAW):

Occurs when an instruction depends on the result of a previous instruction.

Example: ADD x1, x2, x3 followed by SUB x4, x1, x5.

Mitigation: Forwarding or stalling.

- Control Hazards:

Branch Instructions:

Occur when the pipeline makes incorrect branch predictions.

Example: BEQ x1, x2, target.

Mitigation: Branch prediction and pipeline flushing.

- Structural Hazards:

Resource Contention: Occurs when multiple instructions compete for the same hardware resource.

Example: Single memory unit accessed by load and store instructions simultaneously.

Mitigation: Adding more resources or using hardware interlocks.



Figure 3. Block diagram of RISC-V Pipeline CPU

2.2 AMBA Overview

The Advanced Microcontroller Bus Architecture (AMBA) is a widely-used interconnect protocol developed by ARM to facilitate communication between the functional blocks of a System-on-Chip (SoC). Designed to support high-performance, low-power, and modular system architectures, AMBA serves as the backbone for efficient and scalable embedded systems. It has been a key enabler for integrating multiple components such as CPUs, memory controllers, and peripheral interfaces within a single chip.



Figure 4. System Architecture Overview with AHB/ASB to APB Bridge Integration

AMBA consists of several bus protocols, each tailored for specific use cases. The primary AMBA protocols include:

1. **AXI (Advanced eXtensible Interface):**
   - Designed for high-performance, high-bandwidth systems.
   - Supports multiple outstanding transactions, burst data transfers, and independent read/write channels.
   - Widely used in applications requiring high throughput and low-latency communication.
2. **APB (Advanced Peripheral Bus):**
   - A simplified, low-power bus designed for interfacing low-bandwidth peripherals.
   - Provides a single-clock edge operation to minimize complexity and power consumption.

- Often used for peripherals like UART, GPIO, and timers.

3. **AHB (Advanced High-performance Bus):**
   - Provides higher performance than APB but is less complex than AXI.
   - Typically used for connecting the main processor with high-speed memory and on-chip devices.



Figure 5. Evolution of AMBA Protocols (1995–2013)

Key Features of AMBA:

- **Scalability:** AMBA is designed to handle a wide range of system requirements, from simple microcontroller applications to advanced multi-core processors.
- **Modularity:** The hierarchical nature of AMBA protocols allows for easy system design and integration.
- **Low Power:** Protocols like APB prioritize energy efficiency, which is critical for battery-operated devices.
- **Compatibility:** AMBA is compatible with a variety of processor architectures, ensuring wide adoption and flexibility.

In this project, both the **AXI** and **APB protocols** are selected to leverage their respective strengths in building a flexible and efficient communication system. The AXI protocol, known for its high-performance and scalability, serves as the main system interconnect for the RISC-V processor. Meanwhile, the APB protocol is used for its

simplicity and low power consumption, making it ideal for connecting peripheral modules such as UART. By combining AXI and APB through an AXI-to-APB bridge, the system achieves a balance between high-speed data processing and streamlined peripheral access. This layered approach enhances compatibility, supports modular design, and ensures the system is well-suited for embedded applications requiring both performance and resource efficiency.

2.3 APB (Advanced Peripheral Bus)

2.3.1 Overview

The Advanced Peripheral Bus (APB) is a simple and efficient protocol within the AMBA family, specifically designed for interfacing low-bandwidth peripherals in System-on-Chip (SoC) architectures. Its primary role is to provide a low-latency, cost-effective connection between the processor core and peripheral devices such as UARTs, GPIOs, and timers. APB operates as a secondary bus in AMBA systems, simplifying the communication with devices that do not require high-performance data transfer.

Unlike high-performance buses like AXI, APB focuses on reducing design complexity and power consumption, making it ideal for peripherals where simplicity and efficiency are paramount. Its straightforward design also ensures ease of implementation and verification.

2.3.2 Key Characteristics

APB is characterized by the following features:

1. **Single Clock-Edge Operation:**
    - APB transactions occur on a single clock edge, simplifying timing requirements and reducing complexity.
2. **No Burst Transactions:**
    - APB does not support burst transfers, meaning each transaction is independent and consists of a single data transfer operation.
3. **No Out-of-Order Execution:**
    - Transactions are executed in the order they are initiated, ensuring predictable and straightforward operation.

4. **Low Power Consumption:**
    - The protocol is designed with energy efficiency in mind, making it suitable for battery-powered and low-power devices.

2.3.3 APB Transaction Flow



Figure 6. State Diagram of APB Protocol

The APB transaction flow follows a simple three-state finite state machine (FSM) consisting of **IDLE**, **SETUP**, and **ACCESS** phases. This flow ensures predictable and efficient communication between the APB master and slave devices.

1. **IDLE State**
    - In this initial state, the bus is inactive.
    - Control signals: *PSELx = 0*, *PENABLE = 0.*
    - No transfer occurs, and the system waits for a new transaction to begin.
2. **SETUP State**
    - Once a transfer is initiated, the system moves to the SETUP phase.
    - Control signals: *PSELx = 1, PENABLE = 0.*

- In this stage, the address, write/read control, and data (for write operations) are set up.
- The transfer does not occur yet; it prepares for execution in the next state.

3. **ACCESS State**
   - On the next clock cycle, the system enters the ACCESS phase.
   - Control signals: *PSELx = 1*, *PENABLE = 1*
   - The actual data transfer takes place.
   - The slave responds by asserting PREADY = 1 when it has completed the transfer.
     - If **PREADY = 0**, the master remains in this state, waiting.
     - If **PREADY = 1**, the transfer completes and the system either returns to IDLE or starts a new transfer.

This FSM allows the APB to achieve a lightweight and efficient bus protocol, suitable for connecting low-speed peripherals while maintaining compatibility with higher-performance systems such as AXI.

2.3.4 Use Cases

APB is widely employed in SoC designs for connecting low-bandwidth and control-oriented peripherals, including:

GPIO (General-Purpose Input/Output):

- Enables basic input and output operations for hardware control and monitoring.

Timers:

- Provides precise timing control for various applications such as event scheduling and pulse generation.

UART (Universal Asynchronous Receiver-Transmitter):

- Facilitates serial communication with external devices like sensors and microcontrollers.

Other Peripherals:

- Commonly used for SPI controllers, I2C interfaces, and interrupt controllers.

The simplicity and efficiency of APB make it an integral part of embedded systems, particularly in designs where low power consumption and straightforward communication are critical.

2.4 AXI (Advanced extensible peripheral)

2.4.1 Overview

The AXI (Advanced extensible Interface) protocol, developed by ARM as part of the AMBA (Advanced Microcontroller Bus Architecture) specification, plays a crucial role in the design of modern System on Chip (SoC) architectures. It provides a high-performance, high-bandwidth, and scalable communication interface that allows efficient data transfers between functional blocks within the chip.

AXI4-lite is a simplified version of the AXI4 protocol, intended for low-throughput, low-complexity memory-mapped communication. While it omits some advanced features of AXI4—such as burst transfers and out-of-order transactions—it maintains the same address/control structure and handshaking mechanisms, ensuring seamless integration with AXI-based systems.

Key features of the full AXI protocol include:

Burst Transfers: Support for transferring multiple data words in a single transaction, enhancing throughput.

Out-of-Order Transactions: Allows responses to be returned in a different order from that of the requests, optimizing performance in complex interconnects.

High Throughput and Low Latency: Due to its pipelined nature and separation of address/control and data phases.

Although AXI4-lite sacrifices some of these features, its simplicity and compatibility make it highly suitable for control register interfaces and peripheral access in SoCs.

2.4.2 AXI Components

The AXI protocol defines three primary components:

Master: Initiates read and write transactions by issuing address and control signals.

Slave: Responds to transactions initiated by the master, either providing or accepting data.

Interconnect: Facilitates communication between multiple masters and slaves, managing arbitration and routing.

AXI4-lite, like its full-featured counterpart, employs five separate channels for data transfer:

Read Address Channel (AR): Carries the address and control signals for read operations.

Read Data Channel (R): Returns the data requested by the master and any associated status information.

Write Address Channel (AW): Carries the address and control signals for write operations.

Write Data Channel (W): Transmits the data to be written to the slave.

Write Response Channel (B)*:* Returns the status of the write transaction.

These channels operate independently and use a valid/ready handshake mechanism to manage data flow, allowing for efficient and modular transaction control. The signal description of each channel is shown in

Write Address Channel	**Write Data Channel**	**Write Response Channel**	**Read Address Channel**	**Read Data Channel**
AWVALID	WVALID	BVALID	ARVALID	RVALID
AWREADY	WREADY	BREADY	ARREADY	RREADY

AWADDR	WDATA	BRESP	ARADDR	RDATA
AWPROT	WSTRB		ARPROT	RRESP

Table 1. AXI Signal

2.4.3 AXI4-lite Transaction Flow

The AXI protocol supports burst-based transactions. Every transaction has address and control information on the write and read address channel that describes the nature of the data to be transferred between master and slave.

1. **Read Operation:**

In read transactions of the AXI protocol, the master drives address and control information on Read address channel to the slave and slave drives the data and read response signal to the master on Read data channel. Figure 7 shows how a read transaction uses the read address and read data channels.



Figure 7. Channel architecture of read

2. **Write Operation:**

In write transactions of the AXI protocol, all the data flows from the master to the slave, and it has an additional write response channel to allow the slave to acknowledge the master about the completion of the write transaction. Figure 8 shows how a write transaction uses the write address, write data, and write response channels.



Figure 8. Channel architecture of write

2.4.4 Channel Handshake

In the AXI protocol, each channel utilizes a pair of control signals: VALID and READY. These signals coordinate data or control information transfers between the sender (source) and the receiver (destination). Specifically, the source asserts the VALID signal to indicate that valid data or control information is available for transfer. In turn, the destination asserts the READY signal to indicate that it is prepared to accept the information.

A successful data transfer only occurs when both VALID and READY are asserted simultaneously. The relative timing of their assertion is not significant—either signal can be asserted first, but the transfer is only completed when both are high during the rising edge of the clock.



Figure 9. AXI Handshake Mechanism

An important guideline in the AXI specification is that a component's VALID signal must not depend on the READY signal of another component. While the READY signal may optionally wait for VALID, the inverse is not allowed.

2.4.5 Use Cases

AXI4-lite is commonly used in SoC designs to connect low-speed peripheral devices to high-performance cores or memory subsystems. Its simplicity makes it ideal for:

- Control and Status Registers (CSRs) in IP blocks.
- Memory-mapped configuration interfaces for hardware accelerators or DMA engines.
- Processor-peripheral interconnects, where minimal data throughput is required but low-latency access is essential.

2.5 UART (Universal Asynchronous Receiver Transmitter)

2.5.1 Overview

The Universal Asynchronous Receiver-Transmitter (UART) is a hardware communication component widely used in microcontrollers and embedded systems for serial communication. Unlike protocols like SPI and I2C, UART is not a communication protocol but a physical circuit that converts parallel data to serial form for transmission and vice versa for reception. UART communication requires only two wires: one for transmitting data (TX) and one for receiving data (RX).

In a UART communication setup, the transmitting UART converts parallel data into a serial stream and sends it to the receiving UART, which then reconstructs the parallel data. This simple and efficient design makes UART suitable for many embedded applications.



Figure 10. UART Data Frame Structure and Timing

2.5.2 Key Characteristics

Full Duplex Communication:

- Enables simultaneous transmission and reception of data through separate TX and RX lines.

Asynchronous Nature:

- Operates without a shared clock signal between transmitter and receiver, relying instead on agreed baud rates for synchronization.

Configurable Data Format:

- Supports variable word lengths, parity configurations (even, odd, or none), and 1 or 2 stop bits.

Baud Rate Generation:

- The baud rate determines the communication speed and must match between the transmitting and receiving UARTs.

Error Detection:

- Optional parity and error checking mechanisms enhance data integrity.

2.5.3 UART Transaction Flow

Data Transmission:

- The transmitting UART assembles a data frame comprising a start bit, data bits, parity bit (if enabled), and stop bit(s).
- The frame is sent serially, starting with the least significant bit (LSB).

Data Reception:

- The receiving UART detects the start bit, synchronizes with the incoming data stream, and extracts the data bits.
- Parity and stop bits are checked to ensure data integrity.

2.5.4 Full Duplex UART Implementation

A full duplex UART implementation includes both transmission (TX) and reception (RX) units, enabling bidirectional data flow. The architecture typically involves the following components:

Baud Rate Generator:

- Provides clock signals at specific baud rates, supporting common speeds such as 9600 bps and 19200 bps.

Parity Bit Unit:

- Adds error-checking capability by calculating and verifying the parity bit based on the transmitted data.

PISO and SIPO Units:

- Parallel-Input-Serial-Output (PISO) converts parallel data into a serial stream for transmission.
- Serial-Input-Parallel-Output (SIPO) converts received serial data back into parallel format.

Frame Handling:

- Transmitter assembles the data frame, while the receiver extracts data, parity, and stop bits.

Error Checking:

- Identifies parity, start, and stop bit errors to ensure reliable communication.

2.5.5 Use Cases

UART is integral to embedded systems for:

Peripheral Communication:

- Interfaces with sensors, modems, and other peripherals.

Debugging and Monitoring:

- Enables logging and debugging during development.

IoT Devices:

- Connects wireless modules like Wi-Fi and Bluetooth.

2.6 AXI-APB Bridging Concepts

In modern SoC (System-on-Chip) designs, bus bridges play a critical role in enabling communication between subsystems with differing protocols. One such common requirement arises when high-performance masters using the AMBA AXI (Advanced eXtensible Interface) protocol need to interact with lower-speed, simpler peripheral devices that operate on the APB (Advanced Peripheral Bus). The AXI-APB bridge serves as a translator between these two protocols, allowing seamless data transfer while respecting the protocol semantics of both sides.

The AXI protocol supports burst-based transactions, multiple outstanding operations, and high-throughput data movement. It separates the address, data, and response channels to allow for pipelining and parallelism. On the other hand, the APB protocol is designed for simplicity and low power. It uses a two-phase transfer (setup and enable) and supports only single, non-burst transactions. The APB interface is typically used for accessing control registers in peripherals like UART, GPIO, or timers.

Bridging these protocols is essential because peripherals often do not need the full complexity of AXI, yet must still be addressable within an AXI-based system.

2.6.1 Core Functionality of the AXI-APB Bridge

The primary function of an AXI-APB bridge is to:

- Accept AXI read/write transactions.
- Buffer or queue these transactions.

- Convert the transaction format and timing to match the APB protocol.
- Coordinate handshakes between both sides to ensure data integrity and proper sequencing.

This involves several key operations:

1. **Transaction buffering**: Since AXI allows for multiple outstanding requests and does not require strict ordering, FIFOs are typically used to store pending address, data, and response information for both read and write operations.
2. **Protocol translation**: The bridge must generate APB signals like PSEL, PENABLE, PWRITE, and address/data/control signals according to the APB timing rules, based on AXI transactions.
3. **Handshake synchronization**: The AXI VALID/READY handshake is decoupled from the APB PENABLE/PREADY handshake. The bridge handles this translation to ensure proper timing and response generation.
4. **Arbitration**: If both read and write requests arrive simultaneously, a simple arbiter (e.g., round-robin or priority-based) is used to determine which operation is forwarded to the APB bus.
5. **Response handling**: AXI expects a response (BRESP for writes and RRESP/RDATA for reads). The bridge must generate and return these responses based on the outcome of the APB transactions.

2.6.2 General Architecture

Conceptually, the AXI-APB bridge can be divided into the following logical blocks:

- **FIFO Queues**: For address, data, and response buffering on both read and write paths.
- **Read/Write Arbiter**: A control unit that decides whether a read or write transaction proceeds based on FIFO status and protocol rules.
- **APB Control Logic**: Generates PSEL, PENABLE, and controls transaction timing.
- **Address/Data Muxing**: Ensures the correct source (read/write address) is forwarded to the APB depending on the current transaction type.
- **Response Decoder**: Generates AXI-compliant response signals based on APB PREADY and PSLVERR signals.

3. HARDWARE ARCHITECTURE DESIGN & IMPLEMENTATION

3.1 Overall Hardware Architecture Design

The final hardware design integrates the **Advanced eXtensible Interface (AXI)**, **Advanced Peripheral Bus (APB)**, **Universal Asynchronous Receiver-Transmitter (UART)**, and a **RISC-V pipeline CPU core** into a unified communication system deployed on an FPGA. The architecture aims to be **modular**, **scalable**, and **suitable for real-world embedded applications**, while also allowing easy extension in future designs.



Figure 11. System Architecture: RISC-V Processor Interfacing with UART via AXI–APB Bridge

3.1.1 Design Principles

Modularity

Each subsystem—AXI, APB, UART, and the RISC-V core—is designed as a standalone module. This modular approach simplifies testing, debugging, and future upgrades.

Compatibility and Bridging

An **AXI-to-APB bridge** is used to connect the high-performance AXI bus from the RISC-V core to the lightweight APB, which in turn interfaces with the UART module. This ensures reliable protocol conversion and data consistency.

Flexibility and Expandability

The design supports future enhancements, such as integrating timers, DMA, or additional peripherals. The use of standard bus protocols like AXI and APB ensures compatibility with a wide range of IP cores.

3.1.2 Main Components

AXI Interconnect & RISC-V CPU Core

- The RISC-V CPU operates on an AXI bus for high-throughput data access.
- It executes custom firmware to control UART communication and manage peripheral access.
- The CPU uses a pipeline architecture to increase instruction efficiency.

AXI-to-APB Bridge

- Converts AXI transactions into APB format for simpler peripheral communication.
- Maintains synchronization and handshake logic between two clock and protocol domains.

APB Interface

- A simple bus used for connecting low-speed peripherals.
- Provides control and data channels with reduced timing complexity.
- Supports devices like UART with ease of implementation and low resource usage.

UART Module

- Manages asynchronous serial communication for transmitting and receiving data.
- Includes modules such as PISO, SIPO, BaudGenTx, BaudGenRx, and ErrorCheck.
- Interfaces with external tools (e.g., Hercules terminal) for real-world testing.

3.1.3 System Operation

The **RISC-V processor**, operating on the AXI bus, initiates UART transfers by writing to APB-mapped UART registers.

The **AXI-to-APB bridge** handles all necessary signal translation, enabling access to UART through APB.

The **UART module** transmits and receives data to/from external systems through the serial interface.

Input switches and **LEDs / 7-segment displays** on the FPGA board provide basic control and output verification.

3.2 APB

The APB (Advanced Peripheral Bus) is a fundamental part of the AMBA protocol family, designed for low-power and low-latency communication with peripheral devices. In this project, the APB Bus module serves as the intermediary between the APB master and slave components, ensuring efficient data transfer and error handling. Below, we describe the design and implementation of the **APB_Bus** module.



Figure 12. APB Hardware Design Architecture

The design uses standard APB control signals, including PSEL, PENABLE, and PWRITE, to generate internal control signals such as ReadEN, WriteEN, and PREADY. These signals are produced through combinational logic, with PREADY asserted when both

PSEL and PENABLE are active, indicating a valid transaction. An address decoder validates the incoming address (PADDR) and enables the appropriate register within the register file. The PWDATA signal carries the data to be written, while PRDATA outputs data from the register file during read operations. The WriteEN signal enables write access to the register file, synchronized with the PCLK clock, while ReadEN controls data output routing.

3.2.1 APB Bus Architecture

The **APB_Bus** module includes the following key components:

1. **State Machine:**
   - Defines three operational states: *IDLE*, *SETUP*, and *ENABLE*.
   - Controls the flow of data and ensures synchronization between the master and slaves.
2. **Slave Selection Logic:**
   - Routes signals to one of two slaves (*PSEL1* or *PSEL2*) based on the *PSEL* input from the master.
   - Supports dynamic selection and ensures only one slave is active at a time.
3. **Error Detection:**
   - Identifies setup errors, invalid addresses, and invalid data conditions.
   - Generates the *PSLVERR* signal to notify the APB master of detected errors.
4. **Data Handling:**
   - Routes write data (*PWDATA*) and address (*PADDR*) from the master to the selected slave.
   - Transfers read data (*PRDATA*) from the slave back to the master.

3.2.2 Functional Flow

1. **Idle State (IDLE):**
   - The bus awaits a transfer request from the master (*TRANSFER* signal).
   - Transition to the *SETUP* state occurs upon a valid transfer initiation.
2. **Setup State (SETUP):**
   - Prepares the bus for data transfer by routing address and data signals to the appropriate slave.

- Transitions to the *ENABLE* state if the slave is ready and no errors are detected.

3. Enable State (ENABLE):

- Activates the enable signal (*PENABLE_OUT*) to finalize the data transfer.
- If the transaction is a write operation, the data is sent to the slave.
- If it's a read operation, the read data from the slave is stored in APB_*RDATA* and passed to the master.

4. Error Handling:

- Errors such as invalid addresses, data, or setup transitions are flagged.
- The error type is encoded in the *ERROR_TYPE* signal, while *PSLVERR* is asserted to indicate an error to the master.

3.2.3 Key Signals

Signal	Direction	Description
PCLK	Input	Clock signal for synchronization.
PRESETn	Input	Active-low reset to initialize the bus.
PWRITE	Input	Indicates write operations to the slave.
PSEL	Input	Slave selection signal.
PADDR	Input	Address of the target register.
PWDATA	Input	Data to be written to the slave.
PRDATA	Input	Data read from the slave.

PREADY	Input	Indicates that the slave is ready for transfer.
PSEL2	Output	Slave selection signals.
PSEL1	Output	Slave selection signals.
PSLVERR	Output	Error signal indicating transaction issues.

Table 2. IO Descripton of APB module

3.3 AXI

3.3.1 AXI Master



Figure 13. Write channel FSM

The **write channel FSM** manages the process of sending write address, write data, and receiving a write response in the AXI4-Lite protocol. It consists of three states:

W_IDLE:

- Initial/idle state.
- Transition to W_*ADDRDATA* when *start_write = 1*.

W_ADDRDATA:

- Both the **write address (AW)** and **write data (W)** channels are active.

- Signals asserted: *AWVALID = 1*, *WVALID = 1*, *BREADY = 1* (ready to receive response).
- Transition to *W_RESP* when slave asserts *AWREADY && WREADY* (address and data accepted).

W_RESP:

- Waits for the slave to send the write response.
- Transition to *W_IDLE* when *BVALID && BREADY*.

This FSM ensures the write transaction follows AXI4-Lite protocol timing and handshake rules for address, data, and response channels.



Figure 14. Read channel FSM

The **read channel FSM** controls how a master initiates a read by sending a read address and receiving the corresponding data. It has three states:

R_IDLE:

- Idle state.
- Transition to *R_ADDR* on *start_read = 1*.

R_ADDR:

- Master issues the read address.
- Signals asserted: *ARVALID = 1, RREADY = 1* (ready to receive read data).
- Transition to *R_DATA* when slave asserts *ARREADY && ARVALID.*

R_DATA:

- Master waits for read data from the slave.
- Transition to *R_IDLE* when *RVALID && RREADY*.

This FSM implements the read operation in compliance with AXI4-Lite by respecting the two-phase handshake for address and data transfers.

3.3.2 AXI - APB Bridge (AXI Slave)



Figure 15. AXI-APB Bridge Block Diagram

In this design, the AXI-APB bridge acts as a protocol converter and transaction controller that enables communication between an AXI-based master and an APB-based peripheral subsystem. The implementation is modular, with a clear separation of responsibilities to support pipelining, arbitration, and proper AXI/APB handshake management. Below are the main hardware modules and their roles in the bridge.

FIFO Buffers

To manage the decoupling between the high-speed AXI domain and the lower-speed APB domain, multiple FIFO buffers are instantiated:

- Write address FIFO (for *AWADDR*)
- Write data FIFO (for *WDATA*)
- Write response FIFO (for *BRESP*)
- Read address FIFO (for *ARADDR*)
- Read data FIFO (for *RDATA*)

Each FIFO module is parameterized by data width and depth. The implementation uses separate write and read pointers and performs typical full/empty detection to prevent overflows or underflows. This setup enables backpressure handling via AXI's *READY*/*VALID* handshake without stalling the APB interface.

APB Master (APB Controller)

The APB controller handles the generation of *PSEL* and *PENABLE* signals based on the APB protocol's 3-state transaction model:

1. **S_IDLE**: Waits for a *request signal.*
2. **S_ADDRESS**: Asserts *PSEL*, starting the setup phase.
3. **S_DATA**: Asserts both *PSEL* and *PENABLE* until *PREADY* is received, signaling completion.

The output ***done*** is generated for a single cycle when the APB transaction completes. This serves as a trigger to notify other modules such as the arbiter.

Read/Write Arbiter



Figure 16. Arbiter FSM

Since both read and write requests can occur simultaneously from the AXI side, a simple FSM-based arbiter determines which transaction to serve next. The arbiter gives priority to write requests if both types are present (this can be modified), and maintains the current transaction type until it is acknowledged as *done*. The two outputs *WGrant* and *RGrant* control access to the APB master logic.

Response Decoder

APB's error indication (*PSLVERR*) is translated into AXI-compliant response codes. A value of 2'b00 indicates an *OKAY* response, while 2'b10 represents a *SLVERR*, which is propagated back to the AXI master through either the write or read response FIFOs.

APB Master Logic

The bridge integrates all submodules with APB master logic that:

- Selects between read/write address paths using a multiplexer, based on the grant signal from the arbiter.
- Forwards the correct address and data to the APB bus.

- Sends *PWDATA*, *PWRITE*, *PSEL*, and *PENABLE* signals as driven by the state machines.
- Captures *PRDATA* and *PSLVERR* and forwards them to the AXI domain via read data and response FIFOs

3.4 UART

The UART (Universal Asynchronous Receiver-Transmitter) module is a critical component of the system, enabling serial communication between the RISC-V CPU core and external devices. The design incorporates both transmission (Tx) and reception (Rx) functionalities, supporting full-duplex operation. The implementation consists of multiple modules, each responsible for specific functions within the UART architecture.

3.4.1 Transmission (Tx) Path

The transmission path converts parallel data into serial data for communication. Key modules include:



Figure 17. UART Transmitter Module Architecture

1. **PISO (Parallel-In-Serial-Out) Unit:**
    - Converts parallel input data into a serial output stream.
    - Controlled by a finite state machine (FSM) to manage the start, data, parity, and stop bits.

- Takes approximately 11 clock cycles at the specified baud rate to complete a transmission.



Figure 18. Transmitting FSM

2. **Baud Rate Generator (Tx):**
   - Generates the clock signal used to control the data transmission rate.
   - Supports multiple baud rates, including 2400, 4800, 9600, and 19200 bps.
   - Configured for a 50 MHz system clock but can be recalibrated for other frequencies.
3. **Parity Bit Unit:**
   - Calculates and appends a parity bit for error detection based on the selected parity type (None, Even, or Odd).
   - Ensures the transmitted data meets reliability requirements.
4. **Tx Top Module:**
   - Integrates the PISO unit, Baud Rate Generator, and Parity Bit Unit to provide a complete transmission system.
   - Manages control signals and timing for seamless data output.

3.4.2 Reception (Rx) Path

The reception path reconstructs parallel data from serial input, verifying its integrity. Key modules include:



Figure 19. UART Receiver Module Architecture

1. **SIPO (Serial-In-Parallel-Out) Unit:**
    - Converts serial input data into parallel output.
    - Operates under the control of an FSM to ensure correct data alignment.
    - Processes frames containing start, data, parity, and stop bits.



Figure 20. Receiving FSM

2. **Baud Rate Generator (Rx):**
    - Generates an oversampling clock signal to capture incoming serial data accurately.
    - Samples each bit 16 times to ensure precise data synchronization.
3. **DeFrame Unit:**
    - Extracts start, data, parity, and stop bits from the received frame.
    - Separates the data packet for further processing and validation.
4. **Error Check Unit:**
    - Verifies data integrity by checking parity, start, and stop bits.
    - Flags errors, such as parity mismatch or incorrect framing, to trigger retransmission or error handling.
5. **Rx Top Module:**
    - Integrates the SIPO unit, Baud Rate Generator, DeFrame Unit, and Error Check Unit.
    - Provides a complete reception system for accurate data retrieval.

3.4.3 Full-Duplex Operation

The UART supports full-duplex operation by integrating the Tx and Rx paths into a unified design. The module combines the functionalities of the transmission and reception units, enabling simultaneous data exchange. A test bench verifies the overall performance and timing of the system.

3.4.4 FIFO Buffer

To handle data efficiently during transmission and reception, the UART includes a FIFO buffer. This module temporarily stores data to manage flow control and prevent data loss during high-speed operations.



Figure 21. FIFO Hardware Block Architecture

The FIFO is implemented using a fixed-size buffer with two pointers: a write pointer and a read pointer. Both pointers are initially set to zero and reset to zero upon user request or system initialization.

FIFO Operation:

Empty Condition: The buffer is considered empty when the read and write pointers are equal. This condition typically occurs after initialization or a manual reset



Figure 22. An empty FIFO

Write Operation: When new data is written, the write pointer increments to the next position. This pointer always refers to the location where the next data element will be stored.

Read Operation: During data retrieval, the read pointer increments. It always refers to the location of the next data element to be read.

This pointer behavior results in a structure where the read pointer appears to "chase" the write pointer as data is consumed



Figure 23. FIFO with data

The FIFO is deemed full when the position following the write pointer coincides with the current read pointer. This prevents overwriting unread data

Figure 24. A full FIFO

3.5 APB-UART Bridge

The APB UART Bridge module serves as an intermediary between the APB interface and the UART module. It facilitates register-based control and data communication between the two systems. Below is a detailed breakdown of the module's implementation, focusing on the control registers and their signal interactions.

3.5.1 Control Registers

UART REGISTER MAP																		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
STT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Offset	NAME
1															RXE	TXE	H00	Control register
2													BAUD1	BAUD0	PA1	PA0	H04	Status register
3									DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	H0C	Data register

Figure 25. UART Register Map

Enable Register (PADDR = 0x00):

Purpose: Enables UART transmission and reception.

Implementation:

- *PWDATA[0]:* Controls receive enable.
- *PWDATA[1]:* Controls transmit enable.

Interaction:

- If receive enable is set, the module processes incoming data from *DATA_RX.*
- If transmit enable is set, outgoing data is taken from *DATA_TX*.

Control Register (PADDR = 0x04):

Purpose: Configures UART communication parameters.

Implementation:

- *PWDATA[1:0]*: Sets parity configuration.
- *PWDATA[3:2]*: Sets UART baud rate.

Interaction:

- Parity configuration determines whether parity is enabled and its type (even or odd).
- Baud rate affects the UART's data transmission rate.

Status Register (PADDR = 0x08):

Purpose: Provides real-time UART status feedback.

Implementation:

- *STATUS_REG[7:0]* includes flags for *tx_done_flag*, *rx_done_flag*, and *error_flag[2:0]*.

Interaction:

- These flags inform the APB master about the UART's operational status, including transmission completion, reception readiness, and error conditions.

Data Register (PADDR = 0x0C):

Purpose: Facilitates data transfer to and from the UART.

Implementation:

- Write: *PWDATA[7:0]* is assigned to *DATA_TX* for transmission.
- Read: *DATA_RX[7:0]* is buffered into data register for retrieval via *PRDATA*.

Interaction:

- Transmission is initiated by asserting *send* when transmit enable is active and valid data is written.
- Reception is enabled by receive enable, and received data is buffered into data register.

3.5.2 Operation Overview

1. **Write Operations:**
   - If *PSEL* and *PWRITE* are active, and *PENABLE* is asserted, the APB master writes data to the selected register based on *PADDR*. For example:
     - Writing to *0x00* updates *enable_reg* and controls *rx_enable*/*tx_enable*.
     - Writing to *0x0C* loads the transmit data register *DATA_TX*.
2. **Read Operations:**
   - If *PSEL* is active, and *PENABLE* and *!PWRITE* are asserted, the APB master reads from the register specified by *PADDR*. For example:
     - Reading *0x08* retrieves the *status_reg* containing flags for errors and completion events.
3. **Status Monitoring:**
   - The *status_reg* is updated dynamically with the flags for transmission, reception, and error

3.6 RISC-V Integration

In the proposed *AXI-APB-UART Bridge Implementation*, the RISC-V processor serves as the central control unit responsible for initiating and managing AXI transactions. It generates the necessary input signals for the AXI Master through a set of memory-mapped control and data registers. This modular design ensures flexibility, scalability, and reusability across a wide range of embedded applications.

The RISC-V core is connected to an intermediate Interface module, which acts as a translator between the processor and the AXI Master. The processor outputs are mapped to specific AXI control signals, as shown below:

- *o_axi_addr_reg*: 32-bit register carrying the target address for AXI transactions.
- *o_axi_data_reg*: 32-bit write data register for AXI write operations.
- *o_axi_sel_reg*: 2-bit signal used to select the slave device (especially useful in multi-slave systems).
- *o_axi_strobe_reg*: 4-bit strobe signal indicating valid byte lanes during write transactions.
- *o_axi_control_reg*: 2-bit control signal where:
    - Bit *[0]* corresponds to *start_write*
    - Bit *[1]* corresponds to *start_read*

These control registers are memory-mapped at the following predefined APB addresses:

- *AXI_ADDR* = 32'h7900; // Address register
- *AXI_DATA* = 32'h7904; // Write data register
- *AXI_SEL* = 32'h7908; // Slave select register
- *AXI_STROBE* = 32'h790C; // Write strobe register
- *AXI_CONTROL* = 32'h7910; // Control register

The signal connection between the RISC-V processor (within the *risc-V* module) and the AXI Master (within the *axi_master* module) is established through direct mapping. This structure allows the RISC-V processor to directly influence AXI read and write operations by

writing to the corresponding memory-mapped control registers. The Interface module ensures proper timing and format conversion to meet AXI protocol specifications.

3.7 FPGA DE2 Implementation

To validate the functionality of the AXI-APB-UART bridge integrated with the RISC-V processor, the design was implemented and tested on the Altera DE2 FPGA development board. The FPGA-based setup provided a practical environment to verify end-to-end UART communication between the RISC-V core and an external system (Hercules serial terminal), through both data transmission and reception scenarios.

3.7.1 Test Setup and Configuration

The RISC-V processor was programmed with a custom assembly code to configure UART communication parameters via memory-mapped AXI registers. These parameters include:

- *Strobe*: Byte-enable control for write operations.
- *Parity Type*: Even or odd parity selection.
- *Baud Rate*: Configurable UART baud rate.
- *TX Enable*: Enable transmission from FPGA to Hercules.
- *RX Enable*: Enable reception from Hercules to FPGA.

These values were written into the AXI registers via the RISC-V core, which drives the AXI Master to communicate with the UART peripheral through the AXI-APB bridge.

3.7.2 Data Reception Test: Hercules → FPGA

To validate the full UART communication capability between the FPGA system and the Hercules terminal, a combined test scenario was designed. The implemented UART module supports both transmission and reception functionalities, with the operation mode dynamically selected using **Switch SW[9]**:

- **SW[9] = 0**: **Receive mode** (Hercules → FPGA)
- **SW[9] = 1**: **Transmit mode** (FPGA → Hercules)

This unified design allows seamless switching between data reception and transmission during runtime.

Receive Mode (SW[9] = 0): Hercules → FPGA

In this mode, the FPGA is configured to receive data sent from the Hercules terminal. The behavior is as follows:

- Characters are manually typed and transmitted via the Hercules terminal.
- The FPGA UART receiver captures incoming data and displays the result on:
  - **RED LEDs**: Shows the received 8-bit binary value.
  - **7-Segment LEDs**: Displays the hexadecimal equivalent of the received byte.
- Data is continuously monitored, and the system updates display outputs automatically upon each valid reception.
- This confirms that the RX path—spanning the UART receiver, APB slave registers, AXI-APB bridge, and processor control—is functioning correctly.

No manual enable signal is needed in this mode; reception is always active when SW[9] is low.

Transmit Mode (SW[9] = 1): FPGA → Hercules

In transmit mode, the FPGA sends data to the Hercules terminal using onboard switches as input:

- **SW[7:0]**: Used to input the 8-bit data to be transmitted.
- **SW[8]**: Acts as the tx_enable signal. A rising edge on this switch triggers transmission.
- Upon enabling:
  - The data on **SW[7:0]** is loaded and transmitted over UART to the Hercules terminal.
  - The transmitted character or byte is displayed on the Hercules interface.
- When **SW[8]** is low, transmission is disabled, regardless of switch changes.
- Successful transmission is confirmed when the expected character appears on Hercules, verifying UART TX functionality and APB write operations through the AXI bridge.

This test setup validates the complete transmit data flow from user-controlled inputs on the FPGA board through to the terminal display.

By integrating both RX and TX into a single hardware design with mode switching, the system demonstrates robust full-duplex UART capability. The correct operation in both directions confirms:

- The reliability of the UART transceiver implementation.
- Proper operation of the APB slave and register interface.
- Functional integrity of the AXI-APB bridge logic and RISC-V-based control system.

4. SIMULATION

4.1 BaudGenTx



Figure 26. Simulation Waveform of BaudGenTx Module

The waveform shows the **BaudGenTx** module's testbench simulation, confirming its correct functionality:

- Proper reset behavior.
- Correct clock and baud rate signal transitions.
- Accurate *baud_clk* generation for all tested rates.

4.2 BaudGenRx



Figure 27. Simulation Waveform of BaudGenRx Module

This simulation validates the module's correct timer-based division logic and its ability to dynamically adjust *baud_clk* for different baud rates.

4.3 Parity type



Figure 28. Simulation Waveform of Parity Type Module

```
# run -all
#                    0 Outputs: Parity Bit = 1, Inputs: Parity Type = NOPARITY00, Reset = 0, Data In = 00010111
#                   10 Outputs: Parity Bit = 1, Inputs: Parity Type = NOPARITY00, Reset = 1, Data In = 00001111
#                   20 Outputs: Parity Bit = 1, Inputs: Parity Type = ODD, Reset = 1, Data In = 10101111
#                   30 Outputs: Parity Bit = 0, Inputs: Parity Type = EVEN, Reset = 1, Data In = 10101001
#                   40 Outputs: Parity Bit = 1, Inputs: Parity Type = NOPARITY11, Reset = 1, Data In = 10101001
#                   50 Outputs: Parity Bit = 1, Inputs: Parity Type = NOPARITY11, Reset = 1, Data In = 10111101

VSIM 2>
```

Figure 29. Simulation Log of Parity Type Module

1. **Initialization:**
    - **Waveform**:
        - At *t = 0*, *reset_n = 0*, ensuring all outputs are in a reset state.
    - **Log:**
        - At *t = 0*, the outputs indicate the generator is in a reset state, with undefined behavior.
2. **No Parity (parity_type = 00 or 11):**
    - **Waveform:**
        - For *parity_type = 00* or *11*, the parity_bit is consistently *1*, as parity is not applied.
        - Example:

          At *t = 10*, *reg_data = 00010111*, and *parity_bit = 1*.

          At *t = 50*, *reg_data = 10111101*, and *parity_bit = 1*.
    - **Log:**
        - Each entry shows *Parity Type = NOPARITY00* or *NOPARITY11* with the *parity_bit = 1* regardless of the input data.
3. **Odd Parity (*parity_type = 01*):**
    - **Waveform:**
        - For *parity_type = 01*, the *parity_bit* ensures an odd total number of 1s in the frame.

- Example:

  At *t = 20*, *reg_data = 10101111* has *6* ones.

  The parity bit is *1* to make the total count odd (*7 ones*).

- **Log:**
  - The entry shows *Parity Type = ODD* with the calculated *parity_bit* based on the input data.

4. **Even Parity (*parity_type = 10*):**

- **Waveform:**
  - For *parity_type = 10*, the parity_bit ensures an even total number of 1s in the frame.
  - Example:

    At *t = 30, reg_data = 10101001* has 5 ones.

    The parity bit is *0* to make the total count even (5 remains unchanged).

- **Log:**
  - The entry shows *Parity Type = EVEN* with the calculated parity_bit based on the input data.

4.4 PISO



Figure 30. Simulation Waveform of PISO Module



Figure 31. Simulation Log of PISO Module

1. Initialization:

- **Waveform and Log Details:**
  - At *t = 0*, the PISO Unit is in reset (*reset_n = 0*).
  - All outputs (*data_tx*, *active_flag, done_flag*) are idle or undefined.
  - At *t = 100, reset_n* transitions to *1*, enabling the PISO Unit.

2. Start of Serialization:

- **Inputs Triggering the Process:**
  - The send signal is asserted (1), instructing the PISO Unit to begin serialization.
  - The *reg_data* input provides the parallel data to be serialized (e.g., *01010110*).
- **Waveform Observations:**
  - The *active_flag* goes high (*1*), indicating the PISO Unit is actively shifting bits.

3. Bit-by-Bit Serialization:

- **Waveform Details:**
  - Each bit of the parallel data (*reg_data*) is shifted onto *data_tx* in LSB-first order.

- The start bit (*0*) is transmitted first, followed by the data bits, *parity bit* (if enabled), and the *stop bit (1)*.
- Example for *reg_data = 01010110* with *parity_type = 01* (odd parity):
  Frame: Start Bit (0) + Data Bits (*01010110*) + Parity Bit (*1*) + Stop Bit (*1*).
  Observed on *data_tx* as a sequential stream.

- **Log Details:**
  - During the serialization process:
    active_flag = 1, indicating active transmission.
    data_tx changes state on each clock cycle to reflect the current bit being transmitted.

4. Completion of Serialization:

- **Waveform Details:**
  - Once all bits (*start, data, parity, and stop*) are transmitted, the *active_flag* transitions to 0.
  - The *done_flag* is briefly asserted (*1*), signaling the completion of the serialization process.

- **Log Details:**
  - After completion:
    data_tx remains idle (high).
    done_flag = 1 momentarily, then returns to 0 as the unit becomes idle.

5. Testing with Different Parity Configurations:

- **Waveform Observations:**
  - The simulation tests multiple parity configurations (*parity_type*):
    No Parity (*00*): Frame contains only start bit, data bits, and stop bit.
    Odd Parity (*01*): A parity bit is added to ensure an odd number of 1s in the frame.
    Even Parity (*10*): A parity bit is added to ensure an even number of 1s in the frame.
  - The parity bit (*parity_bt*) dynamically updates based on the *parity_type* and *reg_data*.

- **Log Details:**
  - Each entry reflects:

    The input configuration (*parity_type, reg_data*).

    The calculated parity bit (*parity_bit*).

    Outputs (*data_tx, active_flag, done_flag*) during the serialization process.

4.5 SIPO



Figure 32. Simulation Waveform of SIPO Module

```
# run -all
#                    0   The Outputs:  Active Flag = 1  Recieved Flag = 0  Data = 11111111111  The Inputs:   Reset = 0  Data In = 1
#                  100   The Outputs:  Active Flag = 1  Recieved Flag = 0  Data = 11111111111  The Inputs:   Reset = 1  Data In = 1
#               104167   The Outputs:  Active Flag = 1  Recieved Flag = 0  Data = 11111111111  The Inputs:   Reset = 1  Data In = 0
#               208333   The Outputs:  Active Flag = 1  Recieved Flag = 0  Data = 11111111111  The Inputs:   Reset = 1  Data In = 1
#               312500   The Outputs:  Active Flag = 1  Recieved Flag = 0  Data = 11111111111  The Inputs:   Reset = 1  Data In = 0
#               416667   The Outputs:  Active Flag = 1  Recieved Flag = 0  Data = 11111111111  The Inputs:   Reset = 1  Data In = 1
#               520833   The Outputs:  Active Flag = 1  Recieved Flag = 0  Data = 11111111111  The Inputs:   Reset = 1  Data In = 0
#               625000   The Outputs:  Active Flag = 1  Recieved Flag = 0  Data = 11111111111  The Inputs:   Reset = 1  Data In = 1
#               729167   The Outputs:  Active Flag = 1  Recieved Flag = 0  Data = 11111111111  The Inputs:   Reset = 1  Data In = 0
#               833333   The Outputs:  Active Flag = 1  Recieved Flag = 0  Data = 11111111111  The Inputs:   Reset = 1  Data In = 1
#               937500   The Outputs:  Active Flag = 1  Recieved Flag = 0  Data = 11111111111  The Inputs:   Reset = 1  Data In = 0
#              1041667   The Outputs:  Active Flag = 1  Recieved Flag = 0  Data = 11111111111  The Inputs:   Reset = 1  Data In = 1
#              1194661   The Outputs:  Active Flag = 0  Recieved Flag = 1  Data = 11010101010  The Inputs:   Reset = 1  Data In = 1
#              1207682   The Outputs:  Active Flag = 1  Recieved Flag = 0  Data = 11111111111  The Inputs:   Reset = 1  Data In = 1
# Break in Module SipoTest_tb at C:/Users/NCB/Documents/Capstone2/Quartus/APB-UART done/SipoTest_tb.sv line 76
```

Figure 33. Simulation Log of SIPO Module

1. Initialization:

- **At *t = 0*:**
  - *reset_n = 0*, so the SIPO Unit is in reset mode.
  - Outputs (*data_parl, data_parl_temp, and flags*) are undefined or idle.

- **Transition at *t = 100*:**
  - *reset_n* transitions to *1*, enabling the SIPO Unit to begin processing data.

2. Serial Data Reception:

- The *data_tx* signal carries a sequence of serial bits (e.g., *1, 0, 1, 0, 1, 0, 1, 0*).

- On each rising edge of *baud_clk*:
  - The current bit on *data_tx* is shifted into the SIPO register.

- The intermediate parallel data (*data_parl_temp*) updates to reflect the bits accumulated so far.

Waveform Observations:

- Example:
  - At the start of a new frame:
    - *data_tx* transitions to send 1.
    - *data_parl_temp* updates after each clock cycle to reflect the shifted data*: 00000001, 00000010, 00000101*, etc.
  - After all 8 bits are shifted:
    - *data_parl* updates to the full parallelized value (e.g., *11010101*).
    - The *received_flag* is asserted (1), signaling that the frame is complete.

3. Completion of Parallelization:

- Once the full 8-bit frame is assembled:
  - The *active_flag* transitions to *0*, indicating that the SIPO Unit has completed the current operation.
  - The *received_flag* is briefly asserted (*1*), signaling that the parallelized data is available on *data_parl*.

Log Observations:

- For each completed frame:
  - The log shows:
    - **Active Flag**: *1* during active data reception, transitioning to *0* after completion.
    - **Received Flag**: *1* when the frame is complete.
    - **Data**: Matches the serial data input, converted to parallel form.
    - **Reset and Input States**: Confirms input configurations during operation.

4. Reset and Repeat:

- When *reset_n* is asserted (*0*), the SIPO Unit clears its registers and outputs, resetting the system for the next operation.

- Once reset_n is deasserted (*1*), the SIPO Unit resumes processing new incoming serial data.

4.6 RxUnit



Figure 34. Simulation Waveform of RxUnit Module

```
# run -all
#                0   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 1  The Inputs:   Reset = 0   Data In = 1  Parity Type = 01  Baud Rate = 10
#               10   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 1  Parity Type = 01  Baud Rate = 10
#           104167   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 0  Parity Type = 01  Baud Rate = 10
#           208333   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 1  Parity Type = 01  Baud Rate = 10
#           416667   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 0  Parity Type = 01  Baud Rate = 10
#           520833   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 1  Parity Type = 01  Baud Rate = 10
#           625000   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 0  Parity Type = 01  Baud Rate = 10
#           729167   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 1  Parity Type = 01  Baud Rate = 10
#           833333   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 0  Parity Type = 01  Baud Rate = 10
#          1041667   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 1  Parity Type = 01  Baud Rate = 10
#          1203750   The Outputs:  Data Out = 00101011  Error Flag = 000 Active Flag = 0  Done Flag = 1  The Inputs:   Reset = 1   Data In = 1  Parity Type = 01  Baud Rate = 10
#          1216870   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 1  Parity Type = 01  Baud Rate = 10
#          1354267   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 1  Parity Type = 10  Baud Rate = 11
#          1406350   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 0  Parity Type = 10  Baud Rate = 11
#          1458433   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 1  Parity Type = 10  Baud Rate = 11
#          1562600   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 0  Parity Type = 10  Baud Rate = 11
#          1614683   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 1  Parity Type = 10  Baud Rate = 11
#          1666767   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 0  Parity Type = 10  Baud Rate = 11
#          1718850   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 1  Parity Type = 10  Baud Rate = 11
#          1770933   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 0  Parity Type = 10  Baud Rate = 11
#          1875100   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 1  Parity Type = 10  Baud Rate = 11
#          1957310   The Outputs:  Data Out = 00101011  Error Flag = 001 Active Flag = 0  Done Flag = 1  The Inputs:   Reset = 1   Data In = 1  Parity Type = 10  Baud Rate = 11
#          1963870   The Outputs:  Data Out = 11111111  Error Flag = 000 Active Flag = 1  Done Flag = 0  The Inputs:   Reset = 1   Data In = 1  Parity Type = 10  Baud Rate = 11
# Break in Module RxTest_tb at C:/Users/NCB/Documents/Capstone2/Quartus/APB-UART done/RxTest_tb.sv line 140
```

Figure 35. Simulation Log of RxUnit Module

1. Initialization:

- **Waveform and Log Details:**
  - At *t = 0*, the *reset_n* signal is low (*0*), which puts the *Rx Unit* into a reset state.
  - In this state:

    data_out is undefined (11111111).

    error_flag is *000*, indicating no error (as the unit is inactive).

    active_flag and *done_flag* are *0*, confirming no operation.

- **Transition:**
  - At a specific time (e.g., *t = 10* in the log), the *reset_n* signal transitions to high (*1*).
  - The *Rx Unit* becomes operational and ready to process serial data.

2. Start of Reception:

- **Waveform Details:**
  - The *data_tx* signal transitions from idle (high) to low, indicating the start bit of a frame.
  - The *Rx Unit* detects the *start bit*, enabling the *active_flag* to high (*1*).

- **Log Details:**
  - At this stage, the *active_flag = 1*, showing the *Rx Unit* is processing the incoming serial data.
  - Other flags remain as follows:
    error_flag = 000: No errors detected yet.
    done_flag = 0: Reception is ongoing.

3. Data Reception:

- **Waveform Details:**
  - The *Rx Unit* continues to process the incoming *data_tx* stream:
    Each bit in the serial data frame is sampled based on the baud rate.
    For example, the frame contains data bits (*11111111*), parity, and stop bits.
  - During this period:
    active_flag remains high (1), indicating the Rx Unit is still receiving the frame.

- **Log Details:**
  - The *data_out* remains undefined (*11111111*) until the entire frame is received and validated.
  - Baud rate:
    The baud rate determines the timing of each bit.
    For *baud_rate = 10*, the frame takes longer to process compared to *baud_rate = 11*.

4. Frame Completion:

- **Waveform Details:**
  - Once the full frame (*start bit, data bits, parity, and stop bit*) is received:
    The Rx Unit completes its processing.

The *done_flag* is set to high (1) momentarily, signaling the completion of data reception.

- The *data_out* line updates to the deserialized value (e.g., *00100101* or *11111111*).

- **Log Details:**
  - *active_flag* transitions back to *0* after the frame is processed.
  - *done_flag = 1* briefly, then resets to *0* after completion.
  - The *data_out* in the log shows the correctly *received data*, matching the transmitted values.

5. Error Detection:

- **Waveform Details:**
  - The *Rx Unit* continuously validates the received frame for errors:

    Parity Error: Checks if the parity bit matches the calculated value (based on *parity_type*).

    Framing Error: Validates the start and stop bits.

    Timing Error: Ensures correct sampling based on the baud rate.
  - The *error_flag* remains *000* throughout the simulation, confirming no errors were detected.

- **Log Details:**
  - Each line shows error_flag = 000, meaning all frames were received correctly.

6. Baud Rate Testing:

- **Waveform Details:**
  - The simulation tests the Rx Unit under two configurations:

    baud_rate = 10: Slower transmission speed, with longer intervals between bit transitions.

    baud_rate = 11: Faster transmission speed, with shorter intervals.
  - The Rx Unit adapts to both rates, maintaining correct reception.

- **Log Details:**

- Frames are received successfully for both baud rates, as shown by *done_flag = 1* and *data_out* matching transmitted data.

4.7 TxUnit



Figure 36. Simulation Waveform of TxUnit Module

```
# run -all
#                0  The Outputs:  Data Tx = 1  Done Flag = x  Active Flag = 0 The Inputs:   Reset = 0  Data In = 10101010  Send = 0 Parity Type = 01  Baud Rate = 10
#              100  The Outputs:  Data Tx = 1  Done Flag = x  Active Flag = 0 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 01  Baud Rate = 10
#            52190  The Outputs:  Data Tx = 1  Done Flag = 0  Active Flag = 0 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 01  Baud Rate = 10
#           156390  The Outputs:  Data Tx = 0  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 01  Baud Rate = 10
#           364790  The Outputs:  Data Tx = 1  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 01  Baud Rate = 10
#           468990  The Outputs:  Data Tx = 0  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 01  Baud Rate = 10
#           573190  The Outputs:  Data Tx = 1  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 01  Baud Rate = 10
#           677390  The Outputs:  Data Tx = 0  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 01  Baud Rate = 10
#           781590  The Outputs:  Data Tx = 1  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 01  Baud Rate = 10
#           885790  The Outputs:  Data Tx = 0  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 01  Baud Rate = 10
#           989990  The Outputs:  Data Tx = 1  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 01  Baud Rate = 10
#          1302590  The Outputs:  Data Tx = 1  Done Flag = 1  Active Flag = 0 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 01  Baud Rate = 10
#          1354167  The Outputs:  Data Tx = 1  Done Flag = 1  Active Flag = 0 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          1682390  The Outputs:  Data Tx = 1  Done Flag = 0  Active Flag = 0 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          1734510  The Outputs:  Data Tx = 0  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          1838750  The Outputs:  Data Tx = 1  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          1890870  The Outputs:  Data Tx = 0  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          1942990  The Outputs:  Data Tx = 1  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          1995110  The Outputs:  Data Tx = 0  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          2047230  The Outputs:  Data Tx = 1  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          2099350  The Outputs:  Data Tx = 0  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          2151470  The Outputs:  Data Tx = 1  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          2203590  The Outputs:  Data Tx = 0  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          2255710  The Outputs:  Data Tx = 1  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          2307830  The Outputs:  Data Tx = 1  Done Flag = 1  Active Flag = 0 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          2359950  The Outputs:  Data Tx = 1  Done Flag = 0  Active Flag = 0 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          2412070  The Outputs:  Data Tx = 0  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          2516310  The Outputs:  Data Tx = 1  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
#          2568430  The Outputs:  Data Tx = 0  Done Flag = 0  Active Flag = 1 The Inputs:   Reset = 1  Data In = 10101010  Send = 1 Parity Type = 10  Baud Rate = 11
# Break in Module TxTest_tb at C:/Users/NCB/Documents/Capstone2/Quartus/APB-UART done/TxTest_tb.sv line 109
```

Figure 37. Simulation Log of TxUnit Module

1. Initialization:

- At *t = 0,* the *Tx Unit* is in a reset state (*Reset = 0*), so no data is transmitted, and *Data Tx* is undefined (*x*).
- Once *Reset* is deasserted (*Reset = 1*), the Tx Unit becomes operational.

2. Data Transmission:

- When *Send = 1*, the Tx Unit begins serializing the Data In value (*10101010*), generating the serial data stream.
- The *Active Flag* goes high (*1*), indicating the transmission process is in progress.

3. Transmission Completion:

- After the entire frame is transmitted, the *Done Flag* goes high (*1*), signaling the completion of the transmission.

- The *Active Flag* returns to *0*, indicating that the unit is idle.

4. Baud Rate Variation:

- The simulation tests the *Tx Unit* with two baud rate configurations:
  - *Baud Rate = 10*: Slower transmission speed.
  - *Baud Rate = 11*: Faster transmission speed.

- The difference in timing between events (e.g., *Data Tx transitions*) demonstrates how the baud rate affects the transmission duration.

5. Repetition:

- The test bench repeats the transmission process multiple times to ensure consistent behavior.

- Each cycle involves setting *Send = 1*, transmitting the data, and monitoring the *Done Flag* and *Active Flag* outputs.

4.8 Error check



Figure 38. Simulation Waveform of Error Check Module

```
# At                    0   Holy moly! There is no error!
#                       0   The Outputs:  Error Flag = 000 The Inputs:   Pariyt Type = 00 Reset = 0  Recevied Flag = 0 Parity Bit = 0  Start Bit = 0  Stop Bit = 0  Data In = 00100100
#                      10   The Outputs:  Error Flag = 101 The Inputs:   Pariyt Type = 00 Reset = 1  Recevied Flag = 1 Parity Bit = 0  Start Bit = 0  Stop Bit = 0  Data In = 00100100
# At time                50 There is a parity bit and stop bit errors!
#                       50   The Outputs:  Error Flag = 101 The Inputs:   Pariyt Type = 01 Reset = 1  Recevied Flag = 1 Parity Bit = 0  Start Bit = 0  Stop Bit = 0  Data In = 00001101
# At time               100 There is a parity bit and stop bit errors!
#                      100   The Outputs:  Error Flag = 101 The Inputs:   Pariyt Type = 10 Reset = 1  Recevied Flag = 1 Parity Bit = 0  Start Bit = 0  Stop Bit = 0  Data In = 00000001
# At time               150 There is a parity bit and stop bit errors!
#                      150   The Outputs:  Error Flag = 101 The Inputs:   Pariyt Type = 11 Reset = 1  Recevied Flag = 1 Parity Bit = 0  Start Bit = 0  Stop Bit = 0  Data In = 11101101
# Break in Module CheckTest_tb at C:/Users/NCB/Documents/Capstone2/Quartus/APB-UART done/CheckTest_tb.sv line 109
```

Figure 39. Simulation Log of Error Check Module

General Observations:

The **Error Check Module** performs as expected, detecting errors in the received UART frames and flagging them appropriately. The log confirms the module's ability to:

1. Detect **parity errors** for mismatched parity configurations.
2. Identify **framing errors** due to invalid stop bits.
3. Handle various **parity types** dynamically based on the input configuration.

4.9 DeFrame



Figure 40. Simulation Waveform of DeFrame Module

```
# run -all
#                    0   The Outputs:  Data Out = 11111111  Start bit = 1  Stop bit = 1  Parity bit = 1 Done Flag = 1   The Inputs: Data In = 11111111111
#                   10   The Outputs:  Data Out = 10010010  Start bit = 0  Stop bit = 1  Parity bit = 0 Done Flag = 1   The Inputs: Data In = 10100100100
#                   20   The Outputs:  Data Out = 01000000  Start bit = 1  Stop bit = 1  Parity bit = 1 Done Flag = 1   The Inputs: Data In = 11010000001
#                   30   The Outputs:  Data Out = 00000100  Start bit = 1  Stop bit = 1  Parity bit = 1 Done Flag = 1   The Inputs: Data In = 11000001001
#                   40   The Outputs:  Data Out = 00110001  Start bit = 1  Stop bit = 1  Parity bit = 1 Done Flag = 1   The Inputs: Data In = 11001100011
#                   50   The Outputs:  Data Out = 10000110  Start bit = 1  Stop bit = 0  Parity bit = 1 Done Flag = 1   The Inputs: Data In = 01100001101
# Break in Module DeFrameTest_tb at C:/Users/NCB/Documents/Capstone2/Quartus/APB-UART done/DeFrameTest_tb.sv line 55
```

Figure 41. Simulation Log of DeFrame Module

The log provided previously indicates the behavior of the **DeFrame Module** during simulation:

1. Extraction Accuracy:

- The module extracts *start_bit, stop_bit, parity_bit*, and *raw_data* accurately from the *data_parll* frame.
- For example:
  - At timestamp *10*, the *Data In* (received data) aligns with the extracted components:
    start_bit = 1, stop_bit = 1, parity_bit = 0, raw_data = 10010010.

2. Error Flag Interaction:

- If deframing results in incorrect framing or parity bits, this information is used downstream in the *Error Check* Module to detect and flag errors.

3. State Control:

- The module transitions smoothly between idle and active states, as indicated by the *done_flag* toggling based on *recieved_flag*.

4.10 Duplex



Figure 42. Simulation Waveform of Duplex Module

1. Clock (*clock_tb*)

- The *clock_tb* toggles continuously throughout the waveform, driving the entire system.

2. Reset (*reset_n_tb*)

- Initially asserted (*low*) to reset the system.
- When deasserted (*high*), the system starts transmitting and receiving data.

3. Send (*send_tb*)

- This signal is asserted (*high*) at the start of transmission.
- It triggers the Tx FIFO to take data_in_tb (*10101010*) and initiate the transmission process.

4. Data Input (*data_in_tb*)

- The input value *10101010* is observed during the active send period.
- This value is loaded into the *Tx FIFO* for transmission.

5. Parity Type (*parity_type_tb*)

- Set to *11*, configuring the parity as agreed by the *Tx* and *Rx* units.
- This parameter is reflected in the serialized data during transmission.

6. Baud Rate (*baud_rate_tb*)

- Set to *10*, determining the speed at which data is serialized and transmitted.

7. Transmission (*tx_active_flag_tb and tx_done_flag_tb*)

- *tx_active_flag_tb* is high during data transmission, confirming the *Tx unit* is busy.
- *tx_done_flag_tb* pulses high at the end of transmission, indicating the process is complete.

8. Transmitted Data (*TX*)

- The serialized data stream *11111111* (*Start/Stop bits + Data*) is visible during transmission.
- This stream matches the expected UART protocol, showing the transmitted frame.

9. Reception (*rx_active_flag_tb and rx_done_flag_tb*)

- *rx_active_flag_tb* goes high when the *Rx unit* starts receiving the serialized data.
- *rx_done_flag_tb* pulses high after successful reception and decoding.

10. Received Frame (*Recieved_Frame*)

- Shows the received serial data as *11101010100* (*Start + Data + Parity + Stop bits*).
- After processing, the *Rx FIFO* outputs *10101010* as *data_out_tb*.

11. Error Flag (*error_flag_tb*)

- Remains *0* throughout the waveform, *confirming no parity, start, or stop bit errors* occurred.

12. Data Output (*data_out_tb*)

- Matches the transmitted *data_in_tb* (*10101010*), verifying successful communication.

13. FIFO Flags

- **Tx FIFO:**

- *tx_fifo_empty* is initially high, goes low during transmission, and returns high after data is sent.
- *tx_fifo_full* remains low, indicating space is available for more data.

- **Rx FIFO:**
  - *rx_fifo_empty* goes low when the *Rx FIFO* has data.
  - *rx_fifo_full* remains low, indicating the *Rx FIFO* is not overloaded.

Verification: Transmitted and received data match, and no errors are detected, confirming the Duplex module operates correctly.

4.11 FIFO



Figure 43. Simulation Waveform of FIFO Module

1. Write Operation:

- *writeEn* is asserted, and the dataIn values (*e6, a5, 6d*, etc.) are written into the FIFO sequentially.
- The *Empty flag* transitions from *1 (empty*) to *0 (not empty)* as data is written.

2. Read Operation:

- *readEn* is asserted, and the data is sequentially read out on dataOut *(ff, a5, 6d, etc.).*
- The FIFO maintains the *First In, First Out* principle as the data read matches the order of data written.

3. Empty and Full Flags:

- The *Empty flag* transitions to *1* when all data is read from the FIFO.
- The *Full flag* remains *0,* indicating that the FIFO never reached its full capacity.

4.12 AXI-APB Bridge

4.12.1 AXI-APB Bridge Serial Write and Read Simulation



Figure 44. Simulation Waveform of AXI-APB Bridge in serial mode

The waveform above illustrates the successful execution of AXI write transactions through the AXI-APB Bridge to target addresses in the APB slave. The test scenario aims to sequentially write 32-bit data values to the address range from *0x3000_1000* to *0x3000_1018*. The data values written are: *0x0000AAAA*, *0x0000BBBB*, *0x0000CCCC*, *0x0000DDDD*, *0x0000EEEE*, *0x0000FFFF*, and *0x00001111*.

On the AXI side, the start_write signal is asserted, followed by valid *addr* and *data* values on the respective channels. The AXI write address (*aw_addr*) and data (*w_data*) are provided with proper valid handshaking, and the bridge generates corresponding *b_resp* responses indicating the completion of each write with an "*OKAY*" response (*0x00*).

Internally, the APB signals *p_sel*, *p_enable*, and *p_write* are properly toggled, and the values of *p_addr* and *p_wdata* align with the intended transactions. The transitions of *p_enable* after *p_sel* confirm the 2-phase APB protocol (setup and enable phases). The

p_rdata remains unchanged, while *p_slverr* remains low throughout, indicating no slave errors occurred.

This waveform validates that the AXI-APB bridge logic correctly converts AXI-Lite write transactions into APB-compatible sequences, with accurate address mapping, data transfer, and protocol handshaking. The expected functionality is successfully demonstrated and verified through simulation.



Figure 45. Simulation Waveform of AXI-APB Bridge in Serial Mode

The second waveform demonstrates the successful operation of AXI read transactions propagated through the AXI-APB Bridge. After the start_read signal is asserted, the master issues read requests to a sequence of addresses ranging from *0x3000_1000* to *0x3000_1018*. This corresponds to the same locations where the previous write transactions had stored data values. The objective is to verify the correctness and consistency of the data path from the APB slave back to the AXI master.

The signals ar_valid and ar_addr are asserted for each read operation, initiating the read handshake. The APB interface subsequently activates *p_sel* and *p_enable*, while *p_write* remains low to indicate a read access. Each APB read cycle fetches data from the respective

address, which appears on p_rdata (e.g., *0x0000AAAA*, *0x0000BBBB*, ..., *0x00001111*). These values precisely match the data written in the prior AXI write transactions.

After each APB read, the bridge returns the value to the AXI side via the *r_data* signal, with proper handshaking using *r_valid* and *r_ready*. The read responses (*r_resp*) are *0x00*, indicating a successful transfer with no errors.

This waveform confirms that the AXI-APB Bridge correctly translates AXI read requests into APB read operations and retrieves valid data from the slave. The observed results validate the data integrity and functional correctness of the complete AXI-APB read path.

4.12.2 AXI-APB Bridge Parallel Write and Read Simulation



Figure 46. Simulation Waveform of AXI-APB Bridge in Parallel Mode

This waveform demonstrates the concurrent read and write capability of the AXI protocol and how the AXI-APB Bridge manages these operations through a sequential APB interface. In this test scenario, both *start_write* and *start_read* signals are asserted, enabling

the AXI master to issue read and write requests simultaneously across its independent channels.

The AXI interface supports parallelism through separate read and write address/data channels (*aw_** and *ar_**). As shown in the waveform, the AXI master issues write transactions to addresses from *0x3000_1000* to *0x3000_1018* with data values such as *0xAAAA*, *0xBBBB*, etc., while simultaneously reading from overlapping or interleaved addresses. The read responses (*r_data*) return values that reflect the current or recently written content, confirming data consistency and functional correctness.

Despite this AXI-level concurrency, the APB protocol enforces a sequential operation model, allowing only one active transfer (*read* or *write*) at a time. The bridge arbitrates between AXI requests and ensures that APB transactions are serialized without conflicts. In the waveform, we observe that each APB write (*p_write = 1*) and read (*p_write = 0*) occurs in a non-overlapping fashion, respecting APB protocol timing (setup and enable phases). The *p_sel* and *p_enable* signals are toggled accordingly, and data appears on p_wdata or *p_rdata* depending on the operation.

This test successfully verifies the AXI-APB bridge's ability to handle concurrent AXI read/write requests and serialize them appropriately on the APB side. The responses are correct, with no errors observed (*p_slverr = 0*), demonstrating the bridge's robustness in handling protocol translation between a high-performance AXI bus and a simpler APB bus.

4.13 RISCV-UART

```
li x25, 0x7900 # AXI_ADDR
li x26, 0x7904 # AXI_DATA
li x29, 0x7910 # AXI_CONTROL
li x24, 0x7914 # Recieved Data
li x23, 0x7000 # RED LED
li x22, 0x7020 # HEX0
li x21, 0x7021 # HEX1
li x19, 0x7800 # SW

#prepare data
li x15, 0x1
li x14, 0xFFAA
li x13, 0xFFBB
li x12, 0xFFCC
li x11, 0xFFDD
li x10, 0x4
```

```
li x9,  0xC
li x8,  0x0
li x7,  0x2

#set parity_type and baudrate
sw x10, 0(x25) #addr = 32'h4
sw x9, 0(x26) #data = 32'hC
sw x15, 0(x29) #start_write = 1

sw x8, 0(x29) #start_write = 0

#assert tx enable
sw x8, 0(x25) #addr = 32'h0
sw x15, 0(x26) #data = 0x1
sw x15, 0(x29) #start_write = 1

sw x8, 0(x29) #start_write = 0

#Transmit data
sw x9, 0(x25) #addr = 32'hC
sw x14, 0(x26) #data = 0xFFAA
sw x15, 0(x29) #start_write = 1

sw x8, 0(x29) #start_write = 0

#Transmit data
sw x9, 0(x25) #addr = 32'hC
sw x13, 0(x26) #data = 0x0FBB
sw x15, 0(x29) #start_write = 1

sw x8, 0(x29) #start_write = 0

#Transmit data
sw x9, 0(x25) #addr = 32'hC
sw x12, 0(x26) #data = 0x0FCC
sw x15, 0(x29) #start_write = 1

sw x8, 0(x29) #start_write = 0

#Transmit data
sw x9, 0(x25) #addr = 32'hC
sw x11, 0(x26) #data = 0x0FDD
sw x15, 0(x29) #start_write = 1

sw x8, 0(x29) #start_write = 0

#assert rx enable
sw x8, 0(x25) #addr = 32'h0
sw x7, 0(x26) #data = 0x2
```

```
sw x15, 0(x29) #start_write = 1

sw x18, 0(x29) #start_write = 0

#Read data from UART
sw x9, 0(x25) #addr = 32'hC
sw x7, 0(x29) #start_read = 1

#Display on RED LED
LOOP:
lw x1, 0(x24) #Recieve Data
sw x1, 0(x23) #Red led
j LOOP
```

Table 3. Assemble code



Figure 47. Simulation Waveform of RISCV-UART in Setup Stage

The waveform illustrates the setup phase of the RISC-V to UART communication system, where UART configuration and data transmission are initiated through memory-mapped AXI transactions. The corresponding RISC-V assembly code first initializes key AXI-mapped registers for UART control, data, and status. Configuration parameters such as baud rate (*0xC*) and parity type are written to the appropriate address (*0x7900*), and the UART transmission is enabled by writing *0x1* to the control register.

Following configuration, the RISC-V core transmits a series of data values — *0xFFAA*, *0xFFBB*, *0xFFCC*, and *0xFFDD* — to the UART by writing them to the AXI data register (*0x7904*) and triggering the start_write signal through the control register (*0x7910*). The waveform confirms successful communication: valid *AWADDR*, *WDATA*, and corresponding *BREADY*/*BVALID* signals reflect correct AXI write transactions. At the same time, internal UART signal *fifo_data_tx* captures the intended values, indicating that the UART transmitter has received data correctly from the RISC-V processor and is actively sending them out.

This stage verifies the correct configuration and initialization of the UART block via AXI, and confirms that data is successfully transferred from the RISC-V processor to the UART transmission buffer. The waveform establishes that each transmission is synchronized and correctly formatted according to the configuration parameters set earlier. Subsequent test phases will validate data reception and LED display as outlined in the later steps of the assembly program.



Figure 48. Simulation Waveform of RiscV-Uart in final stage

This final waveform confirms the successful end-to-end functionality of the UART receive path integrated with the RISC-V processor via the AXI-APB bridge. It illustrates how transmitted UART data is correctly received, read via the AXI bus, and ultimately displayed through the RISC-V-controlled red LEDs.

In the lower section of the waveform, the fifo_data_rx signal shows that UART has correctly received the transmitted bytes: *0xAA*, *0xBB*, *0xCC*, and *0xDD*. Each byte appears sequentially in the UART's receive FIFO buffer, synchronized with UART reception signals (*rx_done*, *rx_active*).

Once the UART receives the data, the RISC-V processor initiates AXI read transactions by setting start_read high and providing the target address for UART data readback. The corresponding AXI signals (*ARADDR*, *ARVALID*, *RVALID*, and *RDATA*) confirm that the data returned from the UART register matches the expected values. The *RDATA* field sequentially shows *0x000000AA*, *0x000000BB*, *0x000000CC*, and *0x000000DD*.

Finally, the waveform verifies that the received data is captured by the RISC-V processor and forwarded to the output register controlling the red LEDs. The *o_io_ledr* signal reflects the expected values, confirming that the correct bytes were received, read, and displayed without error (*uart_error = 0, p_slverr = 0*).

This waveform successfully demonstrates complete UART reception flow-from serial data arrival, APB readout, AXI read transaction, to user-visible output-validating both data integrity and the correct operation of the RISC-V-UART communication pipeline.

5. RESULT

Slow Model Fmax Summary:

Slow Model Fmax Summary

	Fmax	Restricted Fmax	Clock Name	Note
1	82.58 MHz	82.58 MHz	aclk	
2	343.88 MHz	343.88 MHz	new_top:dut1|Duplex:u4|RxUnit:Receiver|BaudGenRx:Unit1|baud_clk	
3	606.43 MHz	410.85 MHz	new_top:dut1|Duplex:u4|TxUnit:T...mitter|BaudGenTx:Unit1|baud_clk	limit due to hold check

Figure 49. Slow Model Fmax Summary for Top Design

aclk clock: Achieved a maximum frequency of 82.58 MHz, well above the target 50 MHz.

RX baud clock:

new_top::dut1|Duplex::u4|RxUnit::Receiver|BaudGenRx::Unit1|baud_clk achieved 343.88 MHz.

TX baud clock:

new_top::dut1|Duplex::u4|TxUnit::Transmitter|BaudGenTx::Unit1|baud_clk reached 606.43 MHz, but was restricted to 410.85 MHz due to hold check limitations.

Slow 1200mV 85°C Model Summary:

Slow 1200mV 85C Model Fmax Summary

	Fmax	Restricted Fmax	Clock Name	Note
1	96.87 MHz	96.87 MHz	apb_axi_clk	

Figure 50. Slow 1200mV 85°C Fmax Summary For AXI-APB Bridge Block

apb_axi_clk achieved a maximum frequency of 96.87 MHz under worst-case PVT (Process, Voltage, Temperature) conditions.

All relevant clock domains within the design exceed the DE2 FPGA's target clock frequency of 50 MHz, ensuring robust timing margins. Even in the worst-case corner (1200mV, 85°C), the critical system clock apb_axi_clk maintains performance nearly double the required rate. Thus, the design is well-suited for deployment on the DE2 FPGA development kit and ensures stable operation under real-world conditions.

Demonstration Video

To showcase the real-world operation of the complete system, a demonstration video is provided. This video illustrates the **AXI-APB-UART bridge implemented on a RISC-V core**, running on the **DE2 FPGA board**. It includes:

- UART transmission and reception via **Hercules terminal**
- Real-time **data display on RED LEDs and 7-segment display**
- **Mode switching** between transmit and receive
- Full integration with **RISC-V CPU control logic**

Scan the QR code to watch the live demonstration.

Figure 51. RISCV-AXI-APB-UART system demo on FPGA

6. CONCLUSION AND DEVELOPMENT DIRECTION

6.1 Conclusion

This project successfully combines the APB, UART, and RISC-V CPU core into a reliable communication system. The design bridges the Advanced Peripheral Bus and Universal Asynchronous Receiver-Transmitter modules, making the system efficient and easy to use. The main achievements of the project are:

1. **Modular Design:**
    - Separate and reusable components like the APB Bus, UART modules, and APB-UART Bridge were created and tested. This approach ensures easy integration and maintenance.
2. **Smooth Communication:**
    - The APB-UART Bridge efficiently handles data exchange, translating signals between the APB and UART while ensuring data consistency.
3. **Error Management:**
    - The system includes error detection and signaling to ensure reliable data transmission.
4. **Future Scalability:**
    - The design is adaptable for adding features like timers and further expanding its capabilities.

The project meets its objectives by providing a system that is efficient, low-power, and ready for real-world applications. Its modular structure makes it flexible and easy to build upon.

6.2 Development Direction

The next step for this project is to implement an **AXI-APB-UART system using RISC-V architecture on the FPGA DE2 development kit.** This implementation will focus on:

1. **Adding Timer Support:**
    - Integrating a timer module into the system for scheduling and time-sensitive applications.
2. **AXI and APB Integration:**
    - Expanding the design to include an AXI-APB bridge for more advanced memory and peripheral interfacing.
3. **FPGA Testing and Validation:**
    - Implementing the design on the FPGA DE2 kit to test its performance and ensure functionality in a real hardware environment leveraging the Hercules demonstrate real world application.

By focusing on these development directions, the project aims to provide a practical and robust solution for embedded system applications, while aligning with the scope of the thesis.

7. REFERENCE

[1] David Money Harris, Sarah L. Harris (2007). *Digital Design and Computer Architecture*

[2] CS Division, EECS Department, University of California, Berkeley (20119). *The RISC-V Instruction Set Manual*

[3] Prasad, G. R. K., Paradhasaradhi, D., Reddy, G. M. S., Rao, K. S., & Prabhakar, V. S. V. (Year). "*Design and verification of AXI APB bridge using System Verilog*". Department of ECE, Koneru Lakshmaiah Education Foundation, Vaddeswaram, Guntur, Andhra Pradesh, India.

[4] Sreenivasulu, G., & Krishna, M. S. (Year). "*Design and verification of APB bridge based on AMBA 4.0*". JNTU, Ananthapur, AP, India, & Seer Academy, Hyderabad, India.

[5] Hemanthraju, N., Prakruthi, R., Sagar, A. K., Nimisha, D., Suchitra, M., & Panchami, S. V. (Year). "*A review on design implementation and verification of AMBA AXI-4 lite protocol for SoC integration*". Department of Electronics and Communication Engineering, Vidyavardhaka College of Engineering, Mysuru, India.

[6] Roopa, M., Vani, R. M., & Hunagund, P. V. (Year). "*Design of low bandwidth peripherals using high performance bus architecture*". Department of Electronics & Communication, Dayananda Sagar College of Engineering, Bangalore, India; University Science Instrumentation Center, Gulbarga University, Gulbarga, India; Department of Applied Electronics, Gulbarga University, Gulbarga, India.

[7] ARM, "*AMBA AXI protocol specification*".

[8] ARM, "*AMBA APB protocol specification*".