# **Fine-Tuning with Vivado HLS**

#### Introduction

This lab introduces various techniques and directives of Vivado HLS which can be used in SDSoC to improve design performance. The design under consideration performs discrete cosine transformation (DCT) on an 8x8 block of data.

### **Objectives**

After completing this lab, you will be able to:


- Improve performance using the PIPELINE directive
- Understand the DATAFLOW directive functionality
- Apply memory partitioning techniques to improve data access

#### **Procedure**

This lab is separated into steps that consist of general overview statements that provide information on the detailed instructions that follow. Follow these detailed instructions to progress through the lab.

This lab comprises 7 primary steps: You will create an SDSoC project with the provided dct example, carry out the performance estimation of the design which estimates the acceleration of the dct function in hardware, invoke Vivado HLS and resynthesize, apply the PIPELINE directive to improve performance, improve the memory bandwidth by applying the PARTITION directive, apply the DATAFLOW directive, and finally carry out the performance estimation of the improved model.

#### General Flow for this Lab





# **Create an SDSoC Project**

Step 1

- 1-1. Launch SDSoC and create a project, called *lab6*, using the *Empty Application* template and then using the provided source files, targeting the Zed or Zybo board and Standalone OS.
- 1-1-1. Open SDSoC, select c:\xup\SDSoC\labs as the workspace and click OK.
- **1-1-2.** Create a new project called **lab6**, and select either *zybo* or *zed*
- **1-1-3.** Select **Standalone** as the target OS, and click **Next**.
- 1-1-4. Select Empty Application and click Finish.
- 1-2. Import the provided source files from source\lab6\src folder.
- 1-2-1. Right click on src under lab6 in the Project Explorer tab and select Import...
- **1-2-2.** Click on **File System** under *General category* and then click **Next**.
- 1-2-3. Click on the Browse button, browse to c:\up\SDSoC\source\lab6\src folder, and click OK.
- **1-2-4.** Either select all the files in the right-side window or select *src* checkbox in the left-side window and click **Finish** to import the files into the project.

#### **Performance Estimation**

Step 2

- 2-1. Mark *dct* for the hardware acceleration. Run an initial performance estimate of the hardware only.
- **2-1-1.** Click on the "+" sign in the Hardware Functions area to open up the list of functions which are in the source files.
- **2-1-2.** Select the *dct* function and click **OK**.
- **2-1-3.** In the Actions panel of the SDSoC Project Overview, click on *Estimate Performance Speedup for HW functions*.

This selects the SDEstimate build configuration and performs the estimation flow.

- 2-1-4. The Build project dialog appears and asks if you want to build the project. Click OK.
  - The SDSoC environment builds the project. A dialog box displaying the status of the build process appears.
- **2-1-5.** After the build is over, you can see an initial report. This report contains a hardware-only estimate summary and has a link that can be clicked to obtain the software run data, which updates the report with comparison of hardware implementation versus the software-only information.




Note that the hardware accelerator performs the function in approximately 32000 clock cycles (estimated) for Zybo, or 37000 clock cycles (estimated) for Zed.

#### Performance and resource estimation report for the 'lab6' project

#### Click Here to get software-only application performance and speedup

Note: Performance estimation assumes worst-case latency of hardware accelerators, it also assumes worst-case data transfer size for arrays (if transfer size cannot be determined at compile time). If the accelerator latency and data transfer size at run-time is smaller than such assumptions, the performance estimation will be more pessimistic than the actual performance.

#### **Details**



#### (a) Zed






Figure 1. Initial estimate of hardware only performance

# Synthesize the Design Using Vivado HLS

Step 3

#### 3-1. Analyze the source (dct.c) code.

**3-1-1.** Double-click on the **dct.c** under the source folder to open its content in the information pane.

```
78 void dct(short input[N], short output[N])
79 {
80
81
     short buf_2d_in[DCT_SIZE][DCT_SIZE];
82
     short buf_2d_out[DCT_SIZE][DCT_SIZE];
83
84
     // Read input data. Fill the internal buffer.
85
     read_data(input, buf_2d_in);
86
87
     dct_2d(buf_2d_in, buf_2d_out);
88
89
     // Write out the results.
90
     write_data(buf_2d_out, output);
91 }
```

Figure 2. The design under consideration

The top-level function dct, is defined at line 78. It implements a 2D DCT algorithm by first processing each row of the input array via a 1D DCT then processing the columns of the resulting array through the same 1D DCT. It calls read\_data, dct\_2d, and write\_data functions.

The read\_data function is defined at line 54 and consists of two loops – RD\_Loop\_Row and RD\_Loop\_Col. The write\_data function is defined at line 66 and consists of two loops which write the result. The dct 2d function, defined at line 23, calls dct 1d function and performs a transpose.

Finally, the dct\_1d function, defined at line 4, uses dct\_coeff\_table and implements a basic iterative form of the 1D Type-II DCT algorithm. The following figure shows the function hierarchy on the left-hand side, and the loops in the order they are executed, and the flow of data, on the right-hand side.






Figure 3. Design hierarchy and dataflow

- 3-2. Invoke Vivado HLS. Synthesize the design with the defaults. View the synthesis results.
- **3-2-1.** In the *lab6 SDSoC Project Overview* tab, click on ( ) to invoke the Vivado HLS program.
- 3-2-2. Click OK.
- 3-2-3. In Vivado HLS, select Solution > Run C Synthesis > Active Solution or click on the button to start the synthesis process.

This is just to view the log file.

**3-2-4.** When synthesis is completed, the results will be displayed in the **Synthesis(Solution)** tab.



#### Synthesis Report for 'dct'

#### **General Information**

Date: Sun Jan 03 07:28:07 2016

Version: 2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)

Project: dct
Solution: solution
Product family: zynq

Target device: xc7z020clg484-1

#### **Performance Estimates**

#### ∃ Timing (ns)

#### **■ Summary**

Clock	Target	Estimated	Uncertainty
ap_clk	5.95	5.15	0.74

#### ■ Latency (clock cycles)

#### ■ Summary

Late	ency	Inte		
min max		min max		Type
5115	5115	5116	5116	none

#### (a) Zed

#### Synthesis Report for 'dct'

#### **General Information**

Date: Mon Jan 11 04:15:14 2016

Version: 2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)

Project: dct
Solution: solution
Product family: zynq

Target device: xc7z010clg400-2

#### **Performance Estimates**

#### **∃ Timing (ns)**

#### **■ Summary**

Clock	Target	Estimated	Uncertainty
ap_clk	8.50	5.55	1.06

#### □ Latency (clock cycles)

#### **■ Summary**

Late	ency	Inte					
min	min max		min max min		max	Туре	
3963	3963	3964	3964	none			

Figure 4. Synthesis report showing performance estimate

Notice that the estimated period is 5.15 ns for Zed whereas 5.55 ns for Zybo. For Zed, the latency is 5115 clocks and the interval is 5116. For Zybo, the latency is 3963 clocks and the interval is 3964. The Type is none since no pipeline was implemented.

**3-2-5.** Expand the **Source** folder and double-click on the *dct.c* to view the source file.




Figure 5. Project Explorer view

Note that the Synthesis Report section in the Explorer view shows dct\_1d.rpt, dct\_2d.rpt, dct.rpt, read\_data, and write\_data entries.

**3-2-6.** Double-click on the **directives.tcl** entry and examine its content.

Notice that input and output ports are using single-port block RAM (RAM\_1P), and the desired latency is 1. You can verify this by selecting the *dct.c* tab and looking at the **Directive** tab. Also notice the "%" for the directives which indicate that they are passed via the *directives.tcl* file. Pragmas in the source code are indicated with a "#".




Figure 6. The Directive tab showing the directives passed from SDSoC



**3-2-7.** Select the *Synthesis*(solution) tab and then click on the **Interface** entry under the *Outline* tab.

The interface summary table will be displayed. It shows the six handshaking signals (ap\_clk, ..., ap\_ready) and then shows the single port bram ports for the input and output parameters.

Interface					
□ Summary					
RTL Ports	Dir	Bits	Protocol	Source Object	C Type
ap_clk	in	1	ap_ctrl_hs	dct	return value
ap_rst_n	in	1	ap_ctrl_hs	dct	return value
ap_start	in	1	ap_ctrl_hs	dct	return value
ap_done	out	1	ap_ctrl_hs	dct	return value
ap_idle	out	1	ap_ctrl_hs	dct	return value
ap_ready	out	1	ap_ctrl_hs	dct	return value
input_r_Addr_A	out	32	bram	input_r	array
input_r_EN_A	out	1	bram	input_r	array
input_r_WEN_A	out	2	bram	input_r	array
input_r_Din_A	out	16	bram	input_r	array
input_r_Dout_A	in	16	bram	input_r	array
input_r_Clk_A	out	1	bram	input_r	array
input_r_Rst_A	out	1	bram	input_r	array
output_r_Addr_A	out	32	bram	output_r	array
output_r_EN_A	out	1	bram	output_r	array
output_r_WEN_A	out	2	bram	output_r	array
output_r_Din_A	out	16	bram	output_r	array
output_r_Dout_A	in	16	bram	output_r	array
output_r_Clk_A	out	1	bram	output_r	array
output_r_Rst_A	out	1	bram	output_r	array

Figure 7. Interface summary showing single port bram interface for the input and output

- **3-2-8.** Scroll through the Console tab to see the synthesis process log.
- 3-3. Create a new solution (solution1) copying the directives from the exisitng solution (solution). Synthesize the design again. View the synthesis results.
- **3-3-1.** Select **Project > New Solution** or click on ( ) from the tools bar buttons.
- **3-3-2.** A *Solution Configuration* dialog box will appear. Click the **Finish** button (with *copy from* Solution selected).
- **3-3-3.** With the source code file open, in the directives tab, right-click on the HLS INTERFACE directive of the *input* port, select Remove Directive.
- **3-3-4.** Similarly, remove the HLS INTERFACE directive of the *output* port.
- **3-3-5.** Click on the button to start the synthesis process.
- 3-3-6. When synthesis is completed, the results will be displayed in the Synthesis(Solution1) tab.



Notice that the performance estimations have changed slightly.

Note that the Synthesis Report section (under Solution1) in the Explorer view now only shows dct\_1d.rpt, dct\_2d.rpt, and dct.rpt entries. The read\_data and write\_data functions reports are not listed. This is because these two functions are inlined. Verify this by scrolling up into the Vivado HLS Console view.

```
@I [HLS-10] Starting code transformations ...

@I [HLS-10] Checking synthesizability ...

@I [XFORM-602] Inlining function 'read_data' into 'dct' (../../../src/dct.c:85) automatically.

@I [XFORM-602] Inlining function 'write_data' into 'dct' (../../../src/dct.c:90) automatically.

@I [XFORM-602] Inlining function 'read_data' into 'dct' (../../../src/dct.c:85) automatically.

@I [XFORM-602] Inlining function 'write_data' into 'dct' (../../../src/dct.c:85) automatically.

@I [XFORM-602] Inlining function 'write_data' into 'dct' (../../../src/dct.c:90) automatically.

@I [HLS-111] Elapsed time: 6.319 seconds; current memory usage: 91.1 MB.

@I [HLS-10] Starting hardware synthesis ...

@I [HLS-10] Synthesizing 'dct' ...

@W [SYN-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names.

@W [SYN-107] Renaming port name 'dct/output' to 'dct/output r' to avoid the conflict with HDL keywords or other object names.
```

Figure 8. Inlining of read\_data and write\_data functions

**3-3-7.** The report also shows the top-level interface signals generated by the tools.

interface									
<b>□ Summary</b>									
RTL Ports	Dir	Bits	Protocol	Source Object	С Туре				
ap_clk	in	1	ap_ctrl_hs	dct	return value				
ap_rst	in	1	ap_ctrl_hs	dct	return value				
ap_start	in	1	ap_ctrl_hs	dct	return value				
ap_done	out	1	ap_ctrl_hs	dct	return value				
ap_idle	out	1	ap_ctrl_hs	dct	return value				
ap_ready	out	1	ap_ctrl_hs	dct	return value				
input_r_address0	out	6	ap_memory	input_r	array				
input_r_ce0	out	1	ap_memory	input_r	array				
input_r_q0	in	16	ap_memory	input_r	array				
output_r_address1	out	6	ap_memory	output_r	array				
output_r_ce1	out	1	ap_memory	output_r	array				
output_r_we1	out	1	ap_memory	output_r	array				
output_r_d1	out	16	ap_memory	output_r	array				

Figure 9. Generated interface signals

The top-level function has input and output arrays without the HLS interface of *bram* directive. An *ap\_memory* interface is generated for each of them instead.

**3-3-8.** Open dct\_1d.rpt and dct\_2d.rpt files either using the Explorer view or by using a hyperlink at the bottom of the dct.rpt in the information view. The report for dct\_2d clearly indicates that most of this design cycles (3668) are spent doing the row and column DCTs. Also the dct\_1d report indicates that the latency is 209 clock cycles ((24+2)\*8+1).



# **Apply PIPELINE Directive**

Step 4

- 4-1. Create a new solution by copying the previous solution settings. Apply the PIPELINE directive to DCT\_Inner\_Loop, Xpose\_Row\_Inner\_Loop, Xpose\_Col\_Inner\_Loop, RD\_Loop\_Col, and WR\_Loop\_Col. Generate the solution and analyze the output.
- **4-1-1.** Select **Project > New Solution** or click on ( ) from the tools bar buttons.
- **4-1-2.** A *Solution Configuration* dialog box will appear. Click the **Finish** button (with *copy from* Solution1 selected).
- **4-1-3.** Make sure that the **dct.c** source is opened in the information pane and click on the **Directive** tab.
- **4-1-4.** Select **DCT\_Inner\_Loop** of the **dct\_1d** function in the Directive pane, right-click on it and select *Insert Directive...*
- **4-1-5.** A pop-up menu shows up listing various directives. Select the **PIPELINE** directive.
- **4-1-6.** Leave **II** (Initiation Interval) blank as Vivado HLS will attempt to schedule the design with II = 1; one new input every clock cycle.
- 4-1-7. Click OK.
- **4-1-8.** Similarly, apply the **PIPELINE** directive to **Xpose\_Row\_Inner\_Loop** and **Xpose\_Col\_Inner\_Loop** of the dct\_2d function, and **RD\_Loop\_Col** of the read\_data function, and **WR\_Loop\_Col** of the write\_data function. At this point, the Directive tab should look like as follows.






Figure 10. PIPELINE directive applied

- **4-1-9.** Click on the **Synthesis** button.
- 4-1-10. When the synthesis is completed, select Project > Compare Reports... or click on compare the two solutions.
- 4-1-11. Select Solution1 and Solution2 from the Available Reports, click on the Add>> button, and then click OK.
- 4-1-12. Observe that the latency has reduced from 5111 to 1984 clock cycles for Zed or 3959 to 1850 clock cycles for Zybo.






Figure 11. Performance comparison after pipelining

**4-1-13.** Scroll down in the comparison report to view the resources utilization. Observe that the LUTs utilization increased whereas BRAM and DSP48E remained same.

Utilization Estimates				Utilization Estimates			
	solution2 solu				solution2	solution1	
BRAM_18K	5	5		BRAM_18K	5	5	
DSP48E	1	1		DSP48E	1	1	
FF	282	282		FF	255	278	
LUT	481	354		LUT	458	354	
a) Zed				(b) Zybo			

Figure 12. Resources utilization after pipelining

- 4-2. Open the Analysis perspective and determine where most of the clock cycles are spent, i.e. where are the large latencies.
- **4-2-1.** Click on the *Analysis* perspective button.
- **4-2-2.** In the Module Hierarchy, select the *dct* entry and observe the **RD\_Loop\_Row\_RD\_Loop\_Col** and **WR\_Loop\_Row\_WR\_Loop\_Col** entries. These are two nested loops, flattened, and given the new names. The new names are formed by appending the inner loop name to the outer loop name. You can also verify this by looking in the Console view message. Notice that the DCT\_Outer\_Loop could not be flattened.



```
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'read_data' into 'dct' (../../src/dct.c:85) automatically. @I [XFORM-602] Inlining function 'write_data' into 'dct' (../../src/dct.c:90) automatically.
@I [XFORM-602] Inlining function 'read_data' into 'dct' (../../src/dct.c:85) automatically.
@I [XFORM-602] Inlining function 'write_data' into 'dct' (../../src/dct.c:90) automatically.
@I [XFORM-541] Flattening a loop nest 'RD_Loop_Row' (../../../src/dct.c:59:67) in function 'dct'.
@I [XFORM-541] Flattening a loop nest 'WR_Loop_Row' (../../../src/dct.c:71:67) in function 'dct'.
@I [XFORM-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (../../src/dct.c:38:1) in function 'dct_2d' @I [XFORM-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (../../src/dct.c:49:1) in function 'dct_2d'
@W [XFORM-542] Cannot flatten a loop nest 'DCT_Outer_Loop' (../../../src/<u>dct.c:13</u>:67) in function 'dct_1d'
                       the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
@I [HLS-111] Elapsed time: 6.073 seconds; current memory usage: 90.2 MB.
```

Figure 13. The console view content indicating loops flattening





Figure 14. The performance profile at the dct function level

- **4-2-3.** In the *Module Hierarchy* tab, expand the **dct** hierarchy completely. Notice that the most of the latency occurs is in dct 2d function. Select the dct 1d entry.
- **4-2-4.** In the *Performance Profile* tab, select the *DCT\_Inner\_Loop* entry
- 4-2-5. In the Performance view, right-click on the node\_60 (write) block in the C3 state, and select Goto Source. Notice that line 19 is highlighted which is preventing the flattening of the DCT Outer Loop.





#### (a) Zed




Figure 15. Understanding what is preventing DCT\_Outer\_Loop flattening

- **4-2-6.** Switch to the *Synthesis* perspective.
- 4-3. Create a new solution by copying the previous solution settings. Apply fine-grain parallelism of performing multiply and add operations of the inner loop of dct\_1d using PIPELINE directive by moving the PIPELINE directive from inner loop to the outer loop of dct\_1d. Generate the solution and analyze the output.
- 4-3-1. Select Project > New Solution.
- **4-3-2.** A Solution Configuration dialog box will appear. Click the **Finish** button (with Solution2 selected).
- 4-3-3. Close all inactive solution windows by selecting Project > Close Inactive Solution Tabs.
- **4-3-4.** With the source code open, in the Directive pane, select the PIPELINE directive of the **DCT\_Inner\_Loop** of the **dct\_1d** function, right-click on it and select *Remove Directive*.



- **4-3-5.** Click **No** to not to remove the label.
- **4-3-6.** In the Directive pane again, select the **DCT\_Outer\_Loop** of the **dct\_1d** function, right-click on it and select *Insert Directive...*
- 4-3-7. A pop-up menu shows up listing various directives. Select the PIPELINE directive
- 4-3-8. Click Yes and then OK.




Figure 16. PIPELINE directive applied to DCT\_Outer\_Loop

By pipelining an outer loop, all inner loops will be unrolled automatically (if legal), so there is no need to explicitly apply an UNROLL directive to DCT\_Inner\_Loop. Simply move the pipeline to the outer loop: the nested loop will still be pipelined but the operations in the inner-loop body will operate concurrently.

- **4-3-9.** Click on the **Synthesis** button.
- **4-3-10.** When the synthesis is completed, select **Project > Compare Reports...** to compare the two solutions.
- **4-3-11.** Select *Solution2* and *Solution3* from the **Available Reports**, click on the **Add>>** button, and then click **OK**.
- **4-3-12.** Observe that the latency reduced from 1984 to 960 for Zed whereas 1850 to 874 for Zybo.

□ Latency	cycles)		☐ Latency (clock cycles)				
		solution3	solution2			solution3	solution2
Latency	min	960	1984	Latency	min	874	1850
	max	960	1984		max	874	1850
Interval	min	961	1985	Interval	min	875	1851
	max	961	1985		max	875	1851
(a) Zed				(b) Zybo			

Figure 17. Performance comparison after pipelining

**4-3-13.** Scroll down in the comparison report to view the resources utilization. Observe that the utilization of all resources (except BRAM) increased. Since the **DCT\_Inner\_Loop** was unrolled, the parallel computation requires 8 DSP48E.



Utilization Estimates								
	solution3	solution2						
BRAM_18K	5	5						
DSP48E	8	1						
FF	669	282						
LUT	568	481						

Utilization Estimates							
	solution3	solution2					
BRAM_18K	5	5					
DSP48E	8	1					
FF	677	255					
LUT	534	458					

(a) Zed

(b) Zybo

Figure 18. Resources utilization after pipelining

**4-3-14.** Open the dct\_1d report and observe that the pipeline initiation interval (II) is four (4) cycles, not one (1) as might be hoped, and there are now 8 BRAMs being used for the coefficient table.

Looking closely at the synthesis log, notice that the coefficient table was automatically partitioned, resulting in 8 separate ROMs: this helped reduce the latency by keeping the unrolled computation loop fed, however the input arrays to the dct\_1d function were not automatically partitioned.

#### □ Loop

	Latency			Initiation Interval			
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- DCT_Outer_Loop	39	39	12	4	1	8	yes

#### (a) Zed

#### ■ Loop

	Latency			Initiation Interval			
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- DCT_Outer_Loop	34	34	7	4	1	8	yes

#### (b) Zybo

Figure 19. Increased resource utilization of dct\_1d

```
@I [RTMG-279] Implementing memory 'dct_dct_1d_dct_coeff_table_0_rom' using distributed ROMs. @I [RTMG-279] Implementing memory 'dct_dct_1d_dct_coeff_table_1_rom' using distributed ROMs. @I [RTMG-279] Implementing memory 'dct_dct_1d_dct_coeff_table_2_rom' using distributed ROMs. @I [RTMG-279] Implementing memory 'dct_dct_1d_dct_coeff_table_3_rom' using distributed ROMs. @I [RTMG-279] Implementing memory 'dct_dct_1d_dct_coeff_table_4_rom' using distributed ROMs. @I [RTMG-279] Implementing memory 'dct_dct_1d_dct_coeff_table_5_rom' using distributed ROMs. @I [RTMG-279] Implementing memory 'dct_dct_1d_dct_coeff_table_6_rom' using distributed ROMs. @I [RTMG-279] Implementing memory 'dct_dct_1d_dct_coeff_table_7_rom' using distributed ROMs. @I [RTMG-278] Implementing memory 'dct_dct_2d_row_outbuf_ram' using block RAMs. @I [RTMG-278] Implementing memory 'dct_dct_2d_col_inbuf_ram' using block RAMs.
```

Figure 20. Automatic partitioning of dct\_coeff\_table

@W [SCHED-69] Unable to schedule 'load' operation ('src\_load\_5', ../../src/<u>dct.c:17</u>) on array 'src' due to limited memory ports. @I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 8.


Figure 21. Initiation interval of 4

# 4-4. Perform design analysis by switching to the Analysis perspective and looking at the dct\_1d performance view.


**4-4-1.** Switch to the **Analysis** perspective, expand the *Module Hierarchy* entries, and select the *dct\_1d* entry.



**4-4-2.** Expand, if necessary, the **Performance Profile** tab entries and notice that the *DCT\_Outer\_Loop* is now pipelined and there is no *DCT\_Inner\_Loop* entry.




#### (a) Zed



#### (b) Zybo

Figure 22. DCT\_Outer\_Loop flattening

**4-4-3.** Select the **Resource** tab, expand the *Memory Ports* entry and observe that the memory accesses on BRAM *src* are being used to the maximum in every clock cycle. (At most a BRAM can be dualport and both ports are being used). This is a good indication the design may be bandwidth limited by the memory resource.



(a) Zed



	Resource\Control Sten	C0	C1	C2	C3	C4	C.5	C6	C7
1-6	⊞I/O Ports								
7	⊡Memory Ports								
8	dct coeff tabl		re	ad					
9	src(p1)		read	read	read	re	ad		
10	src(p0)		read	read	read	re	ad		
11	dct coeff tabl		re	ad					
12	dct coeff tabl			re	ad				
13	dct coeff tabl			re	ad				
14	dct coeff tabl			re	ad				
15	dct coeff tabl			re	ad				
16	dct coeff tabl			re	ad				
17	dct coeff tabl			re	ad				
18	dst(p0)								write

(b) Zybo

Figure 23. The Resource tab

**4-4-4.** Switch to the *Synthesis* perspective.

# Improve Memory Bandwidth

Step 5

- 5-1. Create a new solution by copying the previous solution (Solution3) settings. Apply ARRAY\_PARTITION directive to buf\_2d\_in of dct (since the bottleneck was on *src* port of the dct\_1d function, which was passed via in\_block of the dct\_2d function, which in turn was passed via buf\_2d\_in of the dct function) and col\_inbuf of dct\_2d. Generate the solution.
- **5-1-1.** Select **Project > New Solution** to create a new solution.
- **5-1-2.** A Solution Configuration dialog box will appear. Click the **Finish** button (with Solution3 selected).
- **5-1-3.** With dct.c open, select **buf\_2d\_in** array of the **dct** function in the Directive pane, right-click on it and select *Insert Directive...*

The *buf\_2d\_in* array is selected since the bottleneck was on the *src* port of the *dct\_1d* function. This array was passed via *in\_block* of the *dct\_2d* function, which in turn was passed via *buf\_2d\_in* of the *dct* function).

- **5-1-4.** A pop-up menu shows up listing various directives. Select the **ARRAY\_PARTITION** directive.
- **5-1-5.** Make sure that the **type** is *complete*. Enter **2** in the *dimension* field and click **OK**.







Figure 24. Applying ARRAY\_PARTITION directive to memory buffer

- **5-1-6.** Similarly, apply the *ARRAY\_PARTITION* directive with dimension of 2 to the **col\_inbuf** array of the dct\_2d function.
- **5-1-7.** Click on the **Synthesis** button.
- **5-1-8.** When the synthesis is completed, select **Project > Compare Reports...** to compare the two solutions.
- **5-1-9.** Select *Solution3* and *Solution4* from the **Available Reports**, and click on the **Add>>** button.
- **5-1-10.** Observe that the latency reduced from 960 to 545 for Zed and from 874 to 508 for Zybo.



(a) Zed (b) Zybo

Figure 25. Performance comparison after array partitioning

**5-1-11.** Scroll down in the comparison report to view the resources utilization. Observe the increase in the FF resource utilization (almost double) and BRAM\_18K utilization reduced as the two selected arrays were completely partitioned.



solution3

874

874

875

875

	solution4	solution3
BRAM_18K	3	5
DSP48E	8	8
FF	1040	669
LUT	647	568

	solution4	solution3
BRAM_18K	3	5
DSP48E	8	8
FF	1243	677
LUT	634	534

(a) Zed

(b) Zybo

Figure 26. Resources utilization after array partitioning

**5-1-12.** Expand the **Loop** entry in the **dct.rpt** entry and observe that the Pipeline II is now 1.



□ Loop

	Late	ency		Initiation	Interval		
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- WR_Loop_Row_WR_Loop_Col	65	65	3	1	1	64	yes

#### (a) Zed

□ Detail

**■** Instance

□ Loop

	Late	ency		Initiation	Interval		
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- WR_Loop_Row_WR_Loop_Col	64	64	2	1	1	64	yes

(b) Zybo

Figure 27. II=1 achieved

# Apply DATAFLOW Directive

Step 6

- 6-1. Create a new solution by copying the previous solution (Solution4) settings. Apply the DATAFLOW directive to improve the throughput. Generate the solution and analyze the output.
- 6-1-1. Select Project > New Solution.
- **6-1-2.** A *Solution Configuration* dialog box will appear. Click the **Finish** button (with Solution4 selected).
- 6-1-3. Close all inactive solution windows by selecting Project > Close Inactive Solution Tabs.
- 6-1-4. Select function dct in the directives pane, right-click on it and select Insert Directive...
- **6-1-5.** Select the **DATAFLOW** directive to improve the throughput.
- **6-1-6.** Click on the **Synthesis** button.



- **6-1-7.** When the synthesis is completed, the synthesis report is automatically opened.
- **6-1-8.** Observe that dataflow type pipeline throughput is listed in the Performance Estimates.

#### Latency (clock cycles) □ Latency (clock cycles) ■ Summary □ Summary Latency Interval Latency Interval min Type max min max min max min max Type 544 dataflow 544 409 409 507 507 374 374 dataflow (a) Zed (b) Zybo

Figure 28. Performance estimate after DATAFLOW directive applied

- The Dataflow pipeline throughput indicates the number of clock cycles between each set of inputs reads (interval parameter). If this value is less than the design latency it indicates the design can start processing new inputs before the currents input data are output.
- Note that the dataflow is only supported for the functions and loops at the top-level, not those
  which are down through the design hierarchy. Only loops and functions exposed at the toplevel of the design will get benefit from dataflow optimization.
- **6-1-9.** Look at the console view and notice that dct\_coeff\_table is automatically partitioned in dimension 2. The buf\_2d\_in and col\_inbuf arrays are partitioned as we had applied the directive in the previous run. The dataflow is applied at the top-level which created channels between top-level functions read\_data, dct\_2d, and write\_data.

Figure 29. Console view of synthesis process after DATAFLOW directive applied

- 6-2. Save the directives as pragmas in the dct.c file and exit Vivado HLS.
- **6-2-1.** Double-click on the **directives.tcl** entry under *solutions5* > *constraints*.

```
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2015 Xilinx Inc. All rights reserved.
set_directive_resource -core RAM_1P "dct" input
set_directive_resource -core RAM_1P "dct" output
set_directive_latency -min 1 "dct"
set directive pipeline "write data/WR Loop Col"
set_directive_pipeline "read_data/RD_Loop_Col"
set_directive_pipeline "dct_2d/Xpose_Col_Inner_Loop"
set_directive_pipeline "dct_2d/Xpose_Row_Inner_Loop"
set_directive_pipeline "dct_1d/DCT_Outer_Loop"
set_directive_array_partition -type complete -dim 2 "dct" buf_2d_in
set_directive_array_partition -type complete -dim 2 "dct_2d" col_inbuf
set_directive_dataflow "dct"
```

Figure 30. The applied directives



- **6-2-2.** Since SDSoC does not use the *directives.tcl* file, we will need to move all the desired directives and implement them as *pragmas* in the *dct.c* source file.
- **6-2-3.** In the **Directives** tab, select one directive at a time, right-click on it, select and **Modify Directive**.
- **6-2-4.** Select **Source file** as the *destination* and click **OK**.

When all eleven directives are transferred to the source file, you should see #pragma directives on lines 14, 29, 43, 56, 69, 83, 90, 91, 92, 93, and 96.

- 6-2-5. Select File > Save.
- **6-2-6.** Close Vivado HLS by selecting **File > Exit.**

# **Performance Estimation of Optimized Model**

Step 7

- 7-1. Clean the project and re-estimate the performance.
- 7-1-1. Right-click the top-level folder for the project and click on **Clean Project** in the menu.
- **7-1-2.** In the Actions panel of the SDSoC Project Overview, click on *Estimate Performance Speedup for HW functions*.

This selects the SDEstimate build configuration and performs the estimation flow.

7-1-3. The Build project dialog appears and asks if you want to build the project. Click **OK**.

The SDSoC environment builds the project. A dialog box displaying the status of the build process appears.

**7-1-4.** After the build is over, you can see an initial report. This report contains a hardware-only estimate summary.



# Performance and resource estimation report for the 'lab6' project

#### Click Here to get software-only application performance and speedup

Note: Performance estimation assumes worst-case latency of hardware accelerators, it also assumes worst-case data transfer size for arrays (if transfer size cannot be determined at compile time). If the accelerator latency and data transfer size at run-time is smaller than such assumptions, the performance estimation will be more pessimistic than the actual performance.

#### Details

# Performance estimates for 'dct' function HW accelerated (Estimated cycles) 11311

#### Resource utilization estimates for hardware accelerators

Resource	Used	Total	% Utilization
DSP	8	220	3.64
BRAM	4	140	2.86
LUT	636	53200	1.2
FF	1306	106400	1.23

#### (a) Zed

# Performance and resource estimation report for the 'lab6' project

#### Click Here to get software-only application performance and speedup

Note: Performance estimation assumes worst-case latency of hardware accelerators, it also assumes worst-case data transfer size for arrays (if transfer size cannot be determined at compile time). If the accelerator latency and data transfer size at run-time is smaller than such assumptions, the performance estimation will be more pessimistic than the actual performance.

#### Details




Figure 31. Initial estimate of hardware only performance of the optimized code



The Summary section shows that the estimated HW acceleration is 11311 compared to the initial hardware acceleration of 32750 for Zed, and 14895 compared to the initial hardware accelerator of 37359, yielding a 2.9x (for Zed) and 2.5x (for Zybo) improvement.

# Conclusion

In this lab, you learned various techniques to improve the performance using Vivado HLS. These directives can be used with SDSoc through pragma statements. The PIPELINE directive when applied to outer loop will automatically cause the inner loop to unroll. When a loop is unrolled, resources utilization increases as operations are done concurrently. Partitioning memory may improve performance but will increase BRAM utilization. When the DATAFLOW directive is applied, the default memory buffers (of ping-pong type) are automatically inserted between the top-level functions and loops. The Analysis perspective and console logs can provide insight on what is going on.

