Computer Architecture 1

Computer Organization and Design
THE HARDWARE/SOFTWAREINTERFACE

[Adapted from Computer Organization and Design, RISC-V Edition, Patterson & Hennessy, © 2018, MK] [Adapted from Great ideas in Computer Architecture (CS 61C) lecture slides, Garcia and Nikolíc, © 2020, UC Berkeley]

Binary Prefix

Kilo, Mega, Giga, Tera, Peta, Exa, Zetta, Yotta

- Common use prefixes (all SI, except K [= k in SI])
- Confusing! Common usage of "kilobyte" means 1024 bytes, but the "correct" SI value is 1000 bytes
- Hard Disk manufacturers & Telecommunications are the only computing groups that use SI factors
 - What is advertised as a 1 TB drive actually holds about 90% of what you expect
 - A 1 Mbit/s connection transfers 10⁶ bps.

Name	Abbr	Factor	SI size		
Kilo	K	2 ⁿ = 1,024	103 = 1,000		
Mega	М	2 ²⁰ = 1,048,576	106 = 1,000,000		
Giga	G	2 ³⁰ = 1,073,741,824	109 = 1,000,000,000		
Tera	Т	2 ⁴⁰ = 1,099,511,627,776	10 ¹² = 1,000,000,000,000		
Peta	Р	2 ⁵⁰ = 1,125,899,906,842,624	1 0 ¹⁵ = 1,000,000,000,000,000		
Exa	E	2 ⁶⁰ = 1,152,921,504,606,846,976	1 0 ¹⁸ = 1,000,000,000,000,000,000		
Zetta	Z	2 ⁷⁰ = 1,180,591,620,717,411,303,424	1 0 ²¹ = 1,000,000,000,000,000,000,000		
Yotta	Υ	280 = 1,208,925,819,614,629,174,706,176	1 0 ²⁴ = 1,000,000,000,000,000,000,000,000		

kibi, mebi, gibi, tebi, pebi, exbi, zebi, yobi

IEC Standard Prefixes [only to exbi officially]

Name	Abbr	Factor				
kibi	Ki	2 ⁿ = 1,024				
mebi	Mi	2 ²⁰ = 1,048,576				
gibi	Gi	2 ³⁰ = 1,073,741,824				
tebi	Ti	2 ⁴⁰ = 1,099,511,627,776				
pebi	Pi	250 = 1,125,899,906,842,624				
exbi	E	2 ⁶⁰ = 1,152,921,504,606,846,976				
zebi	Zi	2 ⁷⁰ = 1,180,591,620,717,411,303,424				
yobi	Yi	280 = 1,208,925,819,614,629,174,706,176				

- International Electrotechnical Commission (IEC) in 1999
- Names come from shortened versions of the original SI prefixes (same pronunciation) and bi is short for "binary", but pronounced "bee" :-(
- Now SI prefixes only have their base-10 meaning and never have a base-2 meaning

Library Analogy

New-School Machine Structures

Software

Parallel Requests

Assigned to computer e.g., Search "Cats"

Parallel Threads

Assigned to core e.g., Lookup, Ads


Parallel Instructions

>1 instruction @ one time e.g., 5 pipelined instructions


Parallel Data

>1 data item @ one time e.g., Add of 4 pairs of words

Hardware descriptions All gates work in parallel at same time




Components of a Computer



Caches I


Why are Large Memories Slow? Library Analogy

- Time to find a book in a large library
 - Search a large card catalog (mapping title/author to index number)
 - Round-trip time to walk to the stacks and retrieve the desired book
- Larger libraries worsen both delays
- Electronic memories have same issue, plus the technologies used to store a bit slow down as density increases (e.g., SRAM vs. DRAM vs. Disk)



What we want is a large, yet fast memory!

Processor-DRAM Gap (Latency)



1980 microprocessor executes ~one instruction in same time as DRAM access 2020 microprocessor executes ~1000 instructions in same time as DRAM access

Slow DRAM access has disastrous impact on CPU performance!

Memory Hierarchy

What To Do: Library Analogy

- Write a report using library books
 - E.g., works of J.D. Salinger
- Go to library, look up books, fetch from stacks, and place on desk in library. If need more, check out, keep on desk
 - But don't return earlier books since might need them
- You hope this collection of ~10 books on desk enough to write report, despite 10 being only 0.00001% of books in UC Berkeley libraries






Memory Caching

- Mismatch between processor and memory speeds leads us to add a new level...
 - Introducing a "memory cache"
- Implemented with same IC processing technology as the CPU (usually integrated on same chip)
 - faster but more expensive than DRAM memory.
- Cache is a copy of a subset of main memory
- Most processors have separate caches for instructions and data.


Characteristics of the Memory Hierarchy



Inclusive— what is in L1\$ is a subset what is in MM that is a subset of is in SM

Typical Memory Hierarchy

 The Trick: present processor with as much memory as is available in the cheapest technology at the speed offered by the fastest technology



Memory Hierarchy

- If level closer to Processor, it is:
 - Smaller
 - Faster
 - More expensive
 - subset of lower levels (contains most recently used data)
- Lowest Level (usually disk=HDD/ SSD) contains all available data (does it go beyond the disk?)
- Memory Hierarchy presents the processor with the illusion of a very large & fast memory

Locality, Design, Management

Memory Hierarchy Basis

- Cache contains copies of data in memory that are being used.
- Memory contains copies of data on disk that are being used.
- Caches work on the principles of temporal and spatial locality.
 - Temporal locality (locality in time): If we use it now, chances are we'll want to use it again soon.
 - Spatial locality (locality in space): If we use a piece of memory, chances are we'll use the neighboring pieces soon.

What to Do About Locality

- Temporal Locality
 - If a memory location is referenced then it will tend to be referenced again soon
- Keep most recently accessed data items closer to the processor
- Spatial Locality
 - If a memory location is referenced, the locations with nearby addresses will tend to be referenced soon
- Move blocks consisting of contiguous words closer to the processor

Cache Design

- How do we organize cache?
- Where does each memory address map to?
 - Remember that cache is subset of memory, so multiple memory addresses map to the same cache location.)
- How do we know which elements are in cache?
- How do we quickly locate them?

How is the Hierarchy Managed?


- registers ↔ memory
 - By compiler (or assembly level programmer)
- cache ↔ main memory
 - By the cache controller hardware
- - By the operating system (virtual memory)
 - Virtual to physical address mapping assisted by the hardware ('translation lookaside buffer' or TLB)
 - By the programmer (files)


"And in Conclusion..."


 Caches provide an illusion to the processor that the memory is infinitely large and infinitely fast

```
0x0 start: addi r1, r1, 1
0x4 bne r1, r2, start
0x8 add r2, r2, r1
0xc j start
```

Main Memory (DRAM, large)








```
0x0 start: addi r1, r1, 1
0x4 bne r1, r2, start
0x8 add r2, r2, r1
0xc j start
...
```


Main Memory (DRAM, large)


```
Cycle
          Addr Inst
                                r2
          0x0
                 FETCH
                 addi
100
          0x0
101
          0x4
                 FETCH
                                            In the cache!
201
                 bne
          0x4
                                              CPU
                 addi
202
          0x0
203
          0x4
                 bne
                                                          Cache (SRAM, small)
```

```
0x0 start: addi r1, r1, 1
                  r1, r2, start
0x4
                  r2, r2, r1
0x8
                  start
0хс
```


Main Memory (DRAM, large)







Cycle	Addr	Inst	r1	r2	
0	0x0	FETCH	0	2	
100	0x0	addi	1	2	
101	0x4	FETCH	1	2	
					100 avalos
201	0x4	bne	1	2	100 cycles
202	0x0	addi	2	2	per
203	0x4	bne	2	2	instruction:
204	0x8	FETCH	2	2	in DRAM
					III DRAW
304	0x8	add	2	4	
305	0xC	FETCH	2	4	
405	0xC	j	2	4	
406	0x0	addi	3	4	
407	0x4	bne	3	4	
408	0x0	addi	4	4	1 cycle per
409	0x4	bne	4	4	instruction:
410	0x8	add	4	8	
411	0xC	j	4	8	all in cache
412	0x0	addi	5	8	



```
0x0 start: addi r1, r1, 1
0x4 bne r1, r2, start
0x8 add r2, r2, r1
0xc j start
...
```

Main Memory (DRAM, large)