# Introduction to Zynq Hardware Lab 4 Using TCL in Vivado Embedded Designs



June 2017 Version 10



### **Lab 4 Overview**

This lab will give users a brief introduction to various Tool Command Language (TCL) commands that can be run to modify the project as well as archive the project. It's wise to understand TCL as all Xilinx tools run TCL under the hood. This can be powerful for scripting commands for design flows that require several steps. Additionally, we'll explore some of the files that have been created so far.

## **Lab 4 Objectives**

When you have completed Lab 4, you will know how to do the following:

- Open and close block designs using TCL
- Execute simple TCL commands to manipulate IP Integrator block designs
- Export a block design to a TCL file on disk



# **Experiment 1: Explore Project Files**

This experiment explores some of the files created thus far.

#### **Experiment 1 General Instruction:**

Open Windows Explorer and browse the files created by Vivado to this point.

#### **Experiment 1 Step-by-Step Instructions:**

- 1. <Optional> If you did not complete Lab 3 or wish to start with a clean copy, delete the ZynqDesign folder in the ZynqHW/2017\_1 folder. Then unzip Solutions\ZynqHW\_Lab3\_Solution.zip to the 2017\_1 folder. If you have 7-Zip installed, you can do this by right-clicking and dragging ZynqHW\_Lab3\_Solution.zip to the 2017\_1 folder. Select 7-Zip → Extract Here.
- 2. Launch Windows Explorer (Windows Key + E).
- 3. Navigate to the Speedway Project folder:

#### C:\Speedway\ZynqHW\2017\_1\ZynqDesign

Name	Date modified	Туре	Size
ZynqDesign.cache	8/28/2017 11:44 AM	File folder	
ZynqDesign.hw	8/28/2017 11:44 AM	File folder	
ZynqDesign.ip_user_files	8/28/2017 11:44 AM	File folder	
ZynqDesign.lab3	8/28/2017 11:44 AM	File folder	
ZynqDesign.runs	8/28/2017 11:44 AM	File folder	
ZynqDesign.sdk	8/28/2017 11:44 AM	File folder	
ZynqDesign.sim	6/16/2017 10:34 AM	File folder	
ZynqDesign.srcs	8/28/2017 11:44 AM	File folder	
📤 ZynqDesign.xpr	6/16/2017 10:56 AM	Vivado Project File	9 KB

**Figure 1 - Project Directory Contents** 

- 4. There is only one Vivado source file here, ZynqDesign.xpr. This is our Vivado project.
- 5. Our current design is very basic thus far, so there are not many interesting files here. Though the files we have created exist in .srcs folder. **Navigate** to the following folder:

ZyngDesign.srcs\sources 1\bd\Z system






Figure 2 - Project Sources

The only project source we have so far is our block diagram and it can be found in this directory.

6. **Browse** into the HDL folder, you will see our top-level system wrapper as well as our block diagram wrapper.




Figure 3 - HDL Wrapper Files

As we progress through the labs, keep checking back into these folders to see what files are created.



# **Experiment 2: TCL Overview**

This experiment will illustrate how to use TCL commands to navigate through Vivado and manipulate our project.

#### **Experiment 2 General Instruction:**

Open a Vivado project using TCL commands as well as open block diagram, add remove ports, query design and export block design to a TCL file.

#### **Experiment 2 Step-by-Step Instructions:**

- 1. Launch Vivado.
- 2. Take note from the previous Experiment 1 where the Vivado project is located on the PC.
- 3. Notice the TCL console is available immediately and commands can be entered without opening a project. Click the Tcl Console tab at the bottom of the Vivado initial window and change the working directory to the Vivado Project directory by entering the following command: (Note: slashes for the directories are forward slashes, not backslashes as Windows uses.)

#### cd C:/Speedway/ZynqHW/2017\_1/ZynqDesign

Figure 4 - Change Working Directory

4. Type **pwd** to print the current working directory




Figure 5 - Print Working Directory



5. In the TCL console, open the Vivado project by typing "open\_p". As TCL commands are entered possible options appear. When open\_project appears hit tab to auto-complete the string. Then enter the relative path to our Vivado project name. By starting the path with "./" this will activate the auto-complete function for the path string.

#### open\_project ./ZynqDesign.xpr



Figure 6 - Vivado TCL Console

6. Our project will open. Open the block design using the following TCL command:

#### open\_bd\_design ./ZynqDesign.srcs/sources\_1/bd/Z\_system/Z\_system.bd

```
× Messages
                              Reports
                                       Design Runs
                        Log
cd c:/Speedway/ZynqHW/2017_1/ZynqDesign
C:/Speedway/ZynqHW/2017_1/ZynqDesign

open_project ./ZynqDesign.xpr

  Scanning sources...
 Finished scanning sources
  INFO: [IP_Flow 19-234] Refreshing IP repositories
  INFO: [IP_Flow 19-1704] No user IP repositories specified
  INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.

    □ ZynqDesign

 update_compile_order -fileset sources_1

  open_bd_design ./ZynqDesign.srcs/sources_1/bd/Z_system.bd
  Adding cell -- xilinx.com:ip:processing system7:5.5 - processing system7 0
  Successfully read diagram <Z_system> from BD file <./ZynqDesign.srcs/sources_1/bd/Z_system/Z_system.bd>
  open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 946.242 ; gain = 0.000

☐ Z system
```

Figure 7 - Open Block Diagram

To recap, we've opened our project all the way down to the block design with only using TCL commands. One of the powerful features of TCL is scripting. And these commands can be stored and run from a single script.

With the block design open there are many things we can do with TCL. We can query a list of ports, create interface ports and nets, and even get a list of address spaces.

7. Start by querying a list of interfaces ports, type "get\_bd\_intf\_ports". Of course our design is simple and only two ports are reported; DDR and FIXED\_IO.





Figure 8 - Get Interface Ports

8. Ports can be created right from the TCL console. Create an output port for reset, type "create\_bd\_port -dir O -type rst Reset". Note: all created ports require a direction type [ I | O | IO ] and optionally a type [ CLK | RST | CE | INTR | DATA | UNDEF].




Figure 9 - Create Ports



 Ports can be deleted as well. And if you are not sure what TCL command is being used to perform a task, Vivado echoes all GUI commands via the TCL Console. Right-click on the newly created Reset port and select **Delete**.




Figure 10 - Delete Ports

Notice in the TCL console, the GUI TCL command was echoed:




Figure 11 - TCL Console echoes GUI commands

Perhaps the most useful TCL command with regard to an IP Integrator based design is **write\_bd\_tcl**. This TCL command exports the current block design. Moreover, script files lets you recreate, reuse, and customize IP Integrator subsystem designs without having to archive the original subsystem design.



#### 10. Run help on write\_bd\_tcl: help write\_bd\_tcl




Figure 12 - TCL Console: help write\_bd\_tcl

Next, we'll export the block design using this command. Note, the block design not only encompasses all connections and IP in the design, but also the IP configurations. In this case,



the only IP is our Zynq Processing System. But at this point it is a good idea to save this as it could be the starting point for any new designs.

11. Run the following TCL command: write\_bd\_tcl basic\_design.tcl

Figure 13 - Write out block design to TCL file

Using Window Explorer, open this TCL file with a text editor and browse through the script to see what was created.

```
🔚 basic_design.tcl 🔀
     # This is a generated script based on design: Z system
     # Though there are limitations about the generated script,
 6
     # the main purpose of this utility is to make learning
     # IP Integrator Tcl commands easier.
     namespace eval tcl {
 11
    proc get_script_folder {} {
 12
       set script_path [file normalize [info script]]
 13
       set script folder [file dirname $script path]
 14
       return $script folder
 15
 16
 17
     variable script folder
 18
     set script_folder [_tcl::get_script_folder]
 19
     20
 21
     # Check if script is running in correct Vivado version.
 22
     23
     set scripts vivado version 2017.
 24
     set current_vivado_version [version -short]
 25
 26

if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
 27
       puts ""
       catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado ·
 28
 29
 30
        return 1
 31
 32
 33
     34
     # START
 35
     37
     # To test this script, run the following commands from Vivado Tcl console:
 38
     # source Z_system_script.tcl
 39
40
     # If there is no project opened, this script will create a
 41
     # project, but make sure you do not have an existing project
     # <./myproj/project 1.xpr> in the current working folder.
```

Figure 14 - basic\_design.tcl output

13. This encapsulates our block design, but not our Project settings. Another TCL script, write\_project\_tcl, does that. Run help on write\_project\_tcl: help write\_project\_tcl.






Figure 15 - TCL Console: help write\_project\_tcl

14. Run the following command to export the project settings:



#### write project tcl-paths relative to C:/Speedway/ZynqHW/2017\_1/ZynqDesign project\_setup.tcl

- 15. Open the project\_setup.tcl file with a text editor and browse through the script to see what was created.
- 16. Read the warning about local sources. Look for the list of required sources.
- 17. Close Vivado, you do not need to save the design.
- 18. Keep the TCL files open in the text editor.

#### Questions:

# Browse the basic\_design.tcl file and answer the following questions: What is the project name? ZynqDesign How many interface ports do you see? What are they? FIXED\_IO, DDR What is the MIO Bank1 Voltage set to? CONFIG.PCW\_MIO\_10\_IOTYPE {LVCMOS 3.3V} \ Browse the project\_setup.tcl file and answer the following questions: In what directory will the project be created? "C:/Speedway/ZynqHW/2017\_1/ZynqDesign" What part is selected? set\_property -name "target\_part" -value "xc7z007sclg225-1" -objects \$obj Does the TCL file load the block design? set files [list \ Does the TCL file reload the synthesis and implementation settings? current\_run -synthesis [get\_runs synth\_1] In the project\_setup.tcl script, what files does the script need to recreate the project? create\_fileset -srcset sources\_1 set files [list \ file normalize {origin\_dir}/ZynqDesign.srcs/sources\_1/bd/Z\_system/hdl/Z\_system\_wrapper.vhd" ]\



# **Experiment 3: TCL Test**

This experiment will test the TCL commands we've just explored. We'll put these commands together to create a script that recreates our project.

#### **Experiment 3 General Instruction:**

Modify the generated TCL scripts to recreate our project

#### **Experiment 3 Step-by-Step Instructions:**


- 1. Open Vivado.
- 2. In Vivado, Type **pwd** into the TCL Console. What is the current directory?
- 3. Change the directory to C:/Speedway/ZynqHW/2017\_1/
  - a. cd C:/Speedway/ZynqHW/2017\_1/

As we learned in the last experiment, the create\_project.tcl file creates the project in the current directory. So we don't overwrite our current directory, create a new directory. We've used *cd* and *pwd* to change and print working directories, thus you'd expect a *mkdir* command, but it does not exist. Instead it is a function of the *file* command.

4. Type *help file* and enter it into the Vivado TCL Console.

Scroll down and you'll see help on "file mkdir". This is the command we need to create a new directory.

- 5. Create a new directory running the following command: file mkdir Temp
- 6. Type "cd ./" and the TCL window will list all available directories:



**Figure 16 - Current Directory Structure** 

Click on the Temp/ directory from that menu list or enter the change directory command, cd Temp.

Now it's time to run the TCL script that will create our project.



8. Source the *project\_setup.tcl*, which exists in the directory just above the Temp directory we just created.

#### source ../ZynqDesign/project\_setup.tcl

The Vivado Project Manager will open:




Figure 17 - Launching Vivado Project from TCL

Because we opened this on the same PC as the project was created on it was able to reference the Block Design from the original project directory as done in these TCL commands from *project\_setup.tcl*:

```
58 # Set 'sources_1' fileset object
59 set obj [get_filesets sources_1]
60 # Import local files from the original project
61 set files [list \
62    "[file normalize "$origin_dir/ZynqDesign.srcs/sources_1/bd/Z_system/Z_system.bd"]"\
63    "[file normalize "$origin_dir/ZynqDesign.srcs/sources_1/bd/Z_system/hd1/Z_system_wrapper.v"]"\
64 ]
65 set imported_files [import_files -fileset sources_1 $files]
```

Figure 18 - project setup.tcl Imports Block Design from Original Project

But if this project were opened on another PC, those files would not be available. Thus we created a separate TCL script to create the block design, *basic\_design.tcl*.

9. To show this, open the block design

open\_bd\_design
./ZynqDesign/ZynqDesign.srcs/sources\_1/bd/Z\_system/Z\_system.bd






Figure 19 - Open Block Design

10. **Close** the block design by running:

close\_bd\_design [get\_bd\_designs Z\_system]

- 11. If asked, click Yes to save it.
- 12. Delete the block design by right-clicking on it in the Sources view and clicking on Remove File from Project... Then check the Also delete the project local file/directory from check box and click OK.






Figure 20 - Delete Block Design

Or, run the TCL commands:

#### file delete -force \

C:/Speedway/ZynqHW/2017\_1/Temp/ZynqDesign/ZynqDesign.srcs/sources\_1/bd/Z\_system

#### remove\_files \

C:/Speedway/ZynqHW/2017\_1/Temp/ZynqDesign/ZynqDesign.srcs/sources\_1/bd/Z system/Z system.bd



Now that the block design has been deleted and removed, it would be similar to opening our project on a different computer.




Figure 21 - Block Design Missing

13. Recreate the block design running the TCL script, basic design.tcl.

#### source ../ZynqDesign/basic\_design.tcl

The block design not only is recreated but it also opens in the GUI. Open the Zynq IP block to verify it's the same. (Note: Click Regenerate Layout to see this view)




Figure 22 - Restored Block Design

- 14. Close the Vivado project using the TCL command close\_project.
- 15. Close Vivado
- 16. The C:\Speedway\ZynqHW\2017\_1\Temp directory can be deleted.



That concludes this lab. We now know a few basic TCL commands, how to enter them, and also how Vivado will create simple scripts that automatically restore our project!

## Questions:

Browse the basic_design.tcl file and answer the following questions:		
•	Does the Zynq IP block look the same? Are all I/O peripherals mapped the same?	
•	Could both of the TCL files used to recreate this project be combined into one TCL file?	
•	What source files were needed to recreate this entire project? In other words, what do you need to archive for revision control at this point?	



# **Exploring Further**

If you have more time and would like to investigate more...

• Create a single TCL file that recreates the entire project

This concludes Lab 4.

# **Revision History**

1.01.010.11.010.1			
Date	Version	Revision	
6 Nov 13	02	Initial Draft	
30 Oct 14	03	Updated for Vivado 2014.3	
5 Jan 15	04	Updated for Vivado 2014.4	
04 Mar 15	05	Finalized for Vivado 2014.4	
17 Mar 15	06	Minor edits for release	
Oct 2015	07	Updated to Vivado 2015.2	
July 2016	08	Updated to Vivado 2016.2	
May 2017	09	Updated to Vivado 2017.1	
June 2017	10	U[dated to Vivado 2017.1 for MiniZed + Rebranding	

## Resources

www.minized.org

www.microzed.org

www.picozed.org

www.zedboard.org

www.xilinx.com/zynq

www.xilinx.com/sdk

www.xilinx.com/vivado



#### **Answers**

#### **Experiment 2**

• What is the project name?

# # CHANGE DESIGN NAME HERE set design\_name Z\_system

How many interface ports do you see? What are they?

#### 2 - DDR & FIXED\_IO

• What is the MIO Bank1 Voltage set to?

#### CONFIG.PCW PRESET BANK1 VOLTAGE (LVCMOS 3.3V)

In what directory will the project be created?

This is a tough question. The first TCL command in this script sets the original project location, but that is only used to import source files. The second TCL command creates the project and does it in whatever directory the TCL script was sourced from. So before running this script, make sure you are in the directory you want the project created.

What part is selected?

#### set\_property "part" "xc7z007sclg225-1" \$obj

Does the TCL file load the block design?

#### Yes it does:

```
\# Import local files from the original project set files [list \
```

"[file normalize "\$origin\_dir/ZynqDesign.srcs/sources\_1/bd/Z\_system/Z\_system.bd"]"\ But it gets this source from our original project directory. So if run on another PC, the project will not get recreated correctly.

Does the TCL file reload the synthesis and implementation settings?

#### Yes, see Create 'synth\_1' run and Create 'impl\_1' run

In the project setup.tcl script, what files does the script need to recreate the project?

```
ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/Z_system.bd"\
ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/hdl/Z_system_wrapper.v"\
```



#### Experiment 3

- Does the Zynq IP block look the same? Are all I/O peripherals mapped the same? Yes, it is the same
- Could both of the TCL files used to recreate this project be combined into one TCL file? Yes, they could simply be combined, but the project\_setup.tcl would need to remove importing the block design source. Otherwise when the basic\_design.tcl is run, it will already see a block design with the same name and quit running.
- What source files were needed to recreate this entire project? In other words, what do you need to archive for revision control at this point?

None, only the two TCL scripts are required. Per the above question, one script could be created that performs the entire project creation, block design creation, and Zynq IP Customization. That's quite powerful. Thus only the TCL file would need to be checked into a revision control system. The system\_wrapper HDL file is not required as it can recreated with a TCL command.

