

October 1988 Revised March 2000

## DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

## **General Description**

The DM74LS47 accepts four lines of BCD (8421) input data, generates their complements internally and decodes the data with seven AND/OR gates having open-collector outputs to drive indicator segments directly. Each segment output is guaranteed to sink 24 mA in the ON (LOW) state and withstand 15V in the OFF (HIGH) state with a maximum leakage current of 250  $\propto\!A$ . Auxiliary inputs provided blanking, lamp test and cascadable zero-suppression functions.

## **Features**


- Open-collector outputs
- Drive indicator segments directly
- Cascadable zero-suppression capability
- Lamp test input

## **Ordering Code:**

Order Number Package Number DM74LS47M M16A		Package Description
		16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS47N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## Logic Symbol



V<sub>CC</sub> = Pin 16 GND = Pin 8

## **Connection Diagram**



## **Pin Descriptions**

Pin Names	Description			
A0-A3	BCD Inputs			
RBI	Ripple Blanking Input (Active LOW)			
<u>LT</u>	Lamp Test Input (Active LOW)			
BI/RBO	Blanking Input (Active LOW) or			
	Ripple Blanking Output (Active LOW)			
ā –g	Segment Outputs (Active LOW) (Note 1)			

Note 1: OC—Open Collector

## **Truth Table**

Decimal or Function		Inputs				Outputs						Note			
	LT	RBI	А3	A2	A1	Α0	BI/RBO	a	b	c	d	e	Ī	g	- ACCEPTAN
0	Н	Н	,L	L	,L	L	Н	L	L	L	L	L	L	Н	(Note 2)
1	Н	Х	L	L	L	Н	Н	Н	L	L	Н	Н	Н	Н	(Note 2)
2	Н	Х	L	L	Н	L	Н	L	L	Н	L	L	Н	L	
3	Н	x	L	L	Н	Н	Н	L	L	L	L	Н	Н	L	
4	Н	х	L	Н	L	L	Н	Н	L	L	Н	Н	L	L	
5	Н	Х	L	Н	L	Н	Н	L	Н	L	L	Н	L	L	
6	Н	Х	L	Н	Н	L	Н	Н	Н	L	L	L	L	L	
7 8	Н	Х	L	Н	Н	Н	Н	L	L	L	Н	Н	Н	Н	
8	Н	х	Н	L	L	L	Н	L	L	L	L	L	L	L	
9	Н	x	Н	L	L	Н	Н	L	L	L	Н	Н	L	L	
10	Н	Х	Н	L	Н	L	Н	Н	Н	Н	L	L	Н	L	
11	Н	Х	Н	L	H	Н	Н	Н	Н	L	L	Н	H	L	
12	Н	Х	Н	Н	L	L	Н	Н	L	Н	Н	Н	L	L	
13	Н	Х	Н	Н	L	Н	Н	L	Н	Н	L	Н	L	L	
14	Н	x	Н	Н	Н	L	Н	Н	Н	Н	Ĺ	L	L	L	
15	Н	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
BI	X	Х	Х	X	X	X	L	Н	Н	Н	Н	Н	Н	H	(Note 3)
RBI	Н	L	L	L	L	L	L	Н	Н	H	Н	Н	Н	Н	(Note 4)
ΙΤ	L	Х	Х	X	X	X	Н	L	L	L	L	L	L	L	(Note 5)

Note 2:  $\overline{BI/RBO}$  is wire-AND logic serving as blanking input  $(\overline{BI})$  and/or ripple-blanking output  $(\overline{RBO})$ . The blanking out  $(\overline{BI})$  must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input  $(\overline{RBI})$  must be open or at a HIGH level if blanking or a decimal 0 is not desired. X = input may be HIGH or LOW.

Note 3: When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a HIGH level regardless of the state of any other input condition.

Note 4: When ripple-blanking input (RBI) and inputs A0, A1, A2 and A3 are LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output (RBO) goes to a LOW level (response condition).

Note 5: When the blanking input/ripple-blanking output (BI/RBO) is OPEN or held at a HIGH level, and a LOW level is applied to lamp test input, all segment outputs go to a LOW level.

## **Functional Description**

The DM74LS47 decodes the input data in the pattern indicated in the Truth Table and the segment identification illustration. If the input data is decimal zero, a LOW signal applied to the  $\overline{RBI}$  blanks the display and causes a multidigit display. For example, by grounding the  $\overline{RBI}$  of the highest order decoder and connecting its  $\overline{BI/RBO}$  to  $\overline{RBI}$  of the next lowest order decoder, etc., leading zeros will be suppressed. Similarly, by grounding  $\overline{RBI}$  of the lowest order decoder and connecting its  $\overline{BI/RBO}$  to  $\overline{RBI}$  of the next highest order decoder, etc., trailing zeros will be suppressed. Leading and trailing zeros can be suppressed simultaneously by using external gates, i.e.: by driving  $\overline{RBI}$  of a

intermediate decoder from an OR gate whose inputs are  $\overline{BI/RBO}$  of the next highest and lowest order decoders.  $\overline{BI/RBO}$  also serves as an unconditional blanking input. The internal NAND gate that generates the  $\overline{RBO}$  signal has a resistive pull-up, as opposed to a totem pole, and thus  $\overline{BI/RBO}$  can be forced LOW by external means, using wired-collector logic. A LOW signal thus applied to  $\overline{BI/RBO}$  turns off all segment outputs. This blanking feature can be used to control display intensity by varying the duty cycle of the blanking signal. A LOW signal applied to  $\overline{LT}$  turns on all segment outputs, provided that  $\overline{BI/RBO}$  is not forced LOW.

# 

## Numerical Designations—Resultant Displays



## Absolute Maximum Ratings(Note 6)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range  $0^{\circ}\text{C to } +70^{\circ}\text{C}$  Storage Temperature Range  $-65^{\circ}\text{C to } +150^{\circ}\text{C}$ 

7V
7V
7V
7V
80°C to +70°C
7C
80°C to +450°C
7C
80°C to +450°C
80°C

## **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
Vcc	Supply Voltage	4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V
Гон	HIGH Level Output Current $\overline{a} - \overline{g}$ @ 15V = V <sub>OH</sub> (Note 7)			-250	αA
I <sub>OH</sub>	HIGH Level Output Current BI /RBO			-50	αA
loL	LOW Level Output Current			24	mA
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C

Note 7: OFF-State at a-g.

## **Electrical Characteristics**

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 8)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>1</sub> = -18 mA			-1.5	V
V <sub>OH</sub>	HIGH Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max, V <sub>IL</sub> = Max, BI /RBO	2.7	3.4		V
loff	Output HIGH Current Segment Outputs	$V_{CC} = 5.5V, V_{O} = 15V \overline{a} - \overline{g}$			250	αA
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, \overline{a} - \overline{g}$		0.35	0.5	
The state of the s		I <sub>OL</sub> = 3.2 mA, BI /RBO			0.5	V
		$I_{OL} = 12 \text{ mA}, \overline{a} - \overline{g}$		0.25	0.4	
		I <sub>OL</sub> = 1.6 mA, BI /RBO			0.4	
l <sub>i</sub>	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 7V$ $V_{CC} = Max, V_1 = 10V$			100	αA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = Max, V_1 = 2.7V$			20	αA
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = Max, V_i = 0.4V$			-0.4	mA
los	Short Circuit	V <sub>CC</sub> = Max (Note 9),				mA
	Output Current	I <sub>OS</sub> at BI/RBO	-0.3		-2.0	IIIA
Icc	Supply Current	V <sub>CC</sub> = Max			13	mA

Note 8: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.


Note 9: Not more than one output should be shorted at a time, and the duration should not exceed one second.


## **Switching Characteristics**

at  $V_{CC}$  = +5.0V,  $T_A$  = +25°C

Symbol		Conditions	R <sub>L</sub> =	Units	
	Parameter		C <sub>L</sub> =		
			Min	Max	1
t <sub>PLH</sub>	Propagation Delay			100	
t <sub>PHL</sub>	An to $\overline{a}$ $-\overline{g}$			100	ns
t <sub>PLH</sub>	Propagation Delay			100	
t <sub>PHL</sub>	RBI to a -g (Note 10)			100	ns

Note 10:  $\overline{\text{LT}}$  = HIGH, A0–A3 = LOW





16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.780 (18.80 - 19.81)(2.286)16 15 14 13 12 11 10 9 16 15 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. PIN NO. 1 1 2 3 4 5 6 7 8 1 2 IDENT OPTION 02 0.065 0.130 ± 0.005 (3.302 ± 0.127) 0.060 4° TYP 0.300 - 0.320OPTIONAL (7.620 - 8.128)0.145 - 0.200 $\overline{(3.683 - 5.080)}$ 950 ± 50 0.008 = 0.016 (0.203 = 0.406) TYP 90° ± 4° TYP 0.020 $\frac{0.280}{(7.112)}$ (0.508)0.125 - 0.150 (3.175 - 3.810) 0.030 ± 0.015 MIN (0.762 ± 0.381) 0.014 - 0.023 (0.356 - 0.584) 0.100 ± 0.010 (0.325 +0.040 -0.015 0.050 ± 0.010 (1.270 ± 0.254) $(2.540 \pm 0.254)$ N16E (REV F) TYP

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com