

CMOS VLSI Design


Introduction

Introduction

- ❑ Integrated circuits: many transistors on one chip.
- ❑ *Very Large Scale Integration (VLSI): very many*
- ❑ *Complementary Metal Oxide Semiconductor*
 - Fast, cheap, low power transistors
- ❑ This chapter: How to build your own simple CMOS chip
 - CMOS transistors
 - Building logic gates from transistors
 - Transistor layout and fabrication
- ❑ Rest of the course: How to build a good CMOS chip

Silicon Lattice

- ❑ Transistors are built on a silicon substrate
- ❑ Silicon is a Group IV material
- ❑ Forms crystal lattice with bonds to four neighbors



Periodic Table of the Elements																		18 VIII A 8A																											
1 IA 1A																	2 He Helium 1s ²																												
3 Li Lithium [He]2s ¹	4 Be Beryllium [He]2s ²											5 B Boron [He]2s ² 2p ¹	6 C Carbon [He]2s ² 2p ²	7 N Nitrogen [He]2s ² 2p ³	8 O Oxygen [He]2s ² 2p ⁴	9 F Fluorine [He]2s ² 2p ⁵	10 Ne Neon [He]2s ² 2p ⁶																												
11 Na Sodium [Ne]3s ¹	12 Mg Magnesium [Ne]3s ²	13 Al Aluminum [Ne]3s ² 3p ¹	14 Si Silicon [Ne]3s ² 3p ²	15 P Phosphorus [Ne]3s ² 3p ³	16 S Sulfur [Ne]3s ² 3p ⁴	17 Cl Chlorine [Ne]3s ² 3p ⁵	18 Ar Argon [Ne]3s ² 3p ⁶											19 K Potassium [Ar]4s ¹	20 Ca Calcium [Ar]4s ²	21 Sc Scandium [Ar]3d ¹ 4s ²	22 Ti Titanium [Ar]3d ² 4s ²	23 V Vanadium [Ar]3d ³ 4s ²	24 Cr Chromium [Ar]3d ⁵ 4s ¹	25 Mn Manganese [Ar]3d ⁵ 4s ²	26 Fe Iron [Ar]3d ⁶ 4s ²	27 Co Cobalt [Ar]3d ⁷ 4s ²	28 Ni Nickel [Ar]3d ⁸ 4s ²	29 Cu Copper [Ar]3d ¹⁰ 4s ¹	30 Zn Zinc [Ar]3d ¹⁰ 4s ²	31 Ga Gallium [Ar]3d ¹⁰ 4s ² 4p ¹	32 Ge Germanium [Ar]3d ¹⁰ 4s ² 4p ²	33 As Arsenic [Ar]3d ¹⁰ 4s ² 4p ³	34 Se Selenium [Ar]3d ¹⁰ 4s ² 4p ⁴	35 Br Bromine [Ar]3d ¹⁰ 4s ² 4p ⁵	36 Kr Krypton [Ar]3d ¹⁰ 4s ² 4p ⁶										
37 Rb Rubidium [Kr]5s ¹	38 Sr Strontium [Kr]5s ²	39 Y Yttrium [Kr]4d ¹ 5s ²	40 Zr Zirconium [Kr]4d ² 5s ²	41 Nb Niobium [Kr]4d ⁴ 5s ¹	42 Mo Molybdenum [Kr]4d ⁵ 5s ¹	43 Tc Technetium [Kr]4d ⁵ 5s ²	44 Ru Ruthenium [Kr]4d ⁷ 5s ¹	45 Rh Rhodium [Kr]4d ⁸ 5s ¹	46 Pd Palladium [Kr]4d ¹⁰	47 Ag Silver [Kr]4d ¹⁰ 5s ¹	48 Cd Cadmium [Kr]4d ¹⁰ 5s ²	49 In Indium [Kr]4d ¹⁰ 5s ² 5p ¹	50 Sn Tin [Kr]4d ¹⁰ 5s ² 5p ²	51 Sb Antimony [Kr]4d ¹⁰ 5s ² 5p ³	52 Te Tellurium [Kr]4d ¹⁰ 5s ² 5p ⁴	53 I Iodine [Kr]4d ¹⁰ 5s ² 5p ⁵	54 Xe Xenon [Kr]4d ¹⁰ 5s ² 5p ⁶											55 Cs Cesium [Xe]6s ¹	56 Ba Barium [Xe]6s ²	57-71	72 Hf Hafnium [Xe]4f ¹⁴ 5d ² 6s ²	73 Ta Tantalum [Xe]4f ¹⁴ 5d ³ 6s ²	74 W Tungsten [Xe]4f ¹⁴ 5d ⁴ 6s ²	75 Re Rhenium [Xe]4f ¹⁴ 5d ⁵ 6s ²	76 Os Osmium [Xe]4f ¹⁴ 5d ⁶ 6s ²	77 Ir Iridium [Xe]4f ¹⁴ 5d ⁷ 6s ²	78 Pt Platinum [Xe]4f ¹⁴ 5d ⁹ 6s ¹	79 Au Gold [Xe]4f ¹⁴ 5d ¹⁰ 6s ¹	80 Hg Mercury [Xe]4f ¹⁴ 5d ¹⁰ 6s ²	81 Tl Thallium [Xe]4f ¹⁴ 5d ¹⁰ 6s ² 6p ¹	82 Pb Lead [Xe]4f ¹⁴ 5d ¹⁰ 6s ² 6p ²	83 Bi Bismuth [Xe]4f ¹⁴ 5d ¹⁰ 6s ² 6p ³	84 Po Polonium [Xe]4f ¹⁴ 5d ¹⁰ 6s ² 6p ⁴	85 At Astatine [Xe]4f ¹⁴ 5d ¹⁰ 6s ² 6p ⁵	86 Rn Radon [Xe]4f ¹⁴ 5d ¹⁰ 6s ² 6p ⁶
87 Fr Francium [Rn]7s ¹	88 Ra Radium [Rn]7s ²	89-103	104 Rf Rutherfordium [Rn]5f ¹⁴ 6d ² 7s ²	105 Db Dubnium [Rn]5f ¹⁴ 6d ³ 7s ²	106 Sg Seaborgium [Rn]5f ¹⁴ 6d ⁴ 7s ²	107 Bh Bohrium [Rn]5f ¹⁴ 6d ⁵ 7s ²	108 Hs Hassium [Rn]5f ¹⁴ 6d ⁶ 7s ²	109 Mt Meitnerium [Rn]5f ¹⁴ 6d ⁷ 7s ²	110 Ds Darmstadtium [Rn]5f ¹⁴ 6d ⁸ 7s ²	111 Rg Roentgenium [Rn]5f ¹⁴ 6d ⁹ 7s ²	112 Cn Copernicium [Rn]5f ¹⁴ 6d ¹⁰ 7s ²	113 Uut Ununtrium [Rn]5f ¹⁴ 6d ¹⁰ 7s ² 7p ¹	114 Fl Flerovium [Rn]5f ¹⁴ 6d ¹⁰ 7s ² 7p ²	115 Uup Ununpentium [Rn]5f ¹⁴ 6d ¹⁰ 7s ² 7p ³	116 Lv Livermorium [Rn]5f ¹⁴ 6d ¹⁰ 7s ² 7p ⁴	117 Uus Ununseptium [Rn]5f ¹⁴ 6d ¹⁰ 7s ² 7p ⁵	118 Uuo Ununoctium [Rn]5f ¹⁴ 6d ¹⁰ 7s ² 7p ⁶																												

Configurations denoted with a * are unknown and the listed values are predicted.


57 La Lanthanum [Xe]5d ¹ 6s ²	58 Ce Cerium [Xe]4f ¹ 5d ¹ 6s ²	59 Pr Praseodymium [Xe]4f ³ 6s ²	60 Nd Neodymium [Xe]4f ⁴ 6s ²	61 Pm Promethium [Xe]4f ⁵ 6s ²	62 Sm Samarium [Xe]4f ⁶ 6s ²	63 Eu Europium [Xe]4f ⁷ 6s ²	64 Gd Gadolinium [Xe]4f ⁷ 5d ¹ 6s ²	65 Tb Terbium [Xe]4f ⁹ 6s ²	66 Dy Dysprosium [Xe]4f ¹⁰ 6s ²	67 Ho Holmium [Xe]4f ¹¹ 6s ²	68 Er Erbium [Xe]4f ¹² 6s ²	69 Tm Thulium [Xe]4f ¹³ 6s ²	70 Yb Ytterbium [Xe]4f ¹⁴ 6s ²	71 Lu Lutetium [Xe]4f ¹⁴ 5d ¹ 6s ²
89 Ac Actinium [Rn]6d ¹ 7s ²	90 Th Thorium [Rn]6d ² 7s ²	91 Pa Protactinium [Rn]5f ² 6d ¹ 7s ²	92 U Uranium [Rn]5f ³ 6d ¹ 7s ²	93 Np Neptunium [Rn]5f ⁴ 6d ¹ 7s ²	94 Pu Plutonium [Rn]5f ⁶ 7s ²	95 Am Americium [Rn]5f ⁷ 7s ²	96 Cm Curium [Rn]5f ⁷ 6d ¹ 7s ²	97 Bk Berkelium [Rn]5f ⁹ 7s ²	98 Cf Californium [Rn]5f ¹⁰ 7s ²	99 Es Einsteinium [Rn]5f ¹¹ 7s ²	100 Fm Fermium [Rn]5f ¹² 7s ²	101 Md Mendelevium [Rn]5f ¹³ 7s ²	102 No Nobelium [Rn]5f ¹⁴ 7s ²	103 Lr Lawrencium [Rn]5f ¹⁴ 6d ¹ 7s ²

Alkali Metal	Alkaline Earth	Transition Metal	Basic Metal	Semimetal	Nonmetal	Halogen	Noble Gas	Lanthanide	Actinide
--------------	----------------	------------------	-------------	-----------	----------	---------	-----------	------------	----------

© 2014 Todd Helmenstein
sciencesates.org


Dopants

- ❑ Silicon is a semiconductor
- ❑ Pure silicon has no free carriers and conducts poorly
- ❑ Adding dopants increases the conductivity
- ❑ Group V: extra electron (n-type)
- ❑ Group III: missing electron, called hole (p-type)




p-n Junctions

- ❑ A junction between p-type and n-type semiconductor forms a diode.
- ❑ Current flows only in one direction




anode cathode




nMOS Transistor

- ❑ Four terminals: gate, source, drain, body
- ❑ Gate – oxide – body stack looks like a capacitor
 - Gate and body are conductors
 - SiO_2 (oxide) is a very good insulator
 - Called metal – oxide – semiconductor (MOS) capacitor
 - Even though gate is no longer made of metal and different insulators




nMOS Operation

- ❑ Body is commonly tied to ground (0 V)
- ❑ When the gate is at a low voltage:
 - P-type body is at low voltage
 - Source-body and drain-body diodes are OFF
 - No current flows, transistor is OFF




nMOS Operation Cont.

- When the gate is at a high voltage:
 - Positive charge on gate of MOS capacitor
 - Negative charge attracted to body
 - Inverts a channel under gate to n-type
 - Now current can flow through n-type silicon from **source through channel to drain**, transistor is ON



pMOS Transistor

- ❑ Similar, but doping and voltages reversed
 - Body tied to positive voltage (V_{DD})
 - Gate low: transistor ON
 - Gate high: transistor OFF
 - Bubble indicates inverted behavior




Power Supply Voltage

- ❑ $GND = V_{SS} = 0\text{ V}$
- ❑ In 1980's, $V_{DD} = 5\text{V}$
- ❑ V_{DD} has decreased in modern processes
 - High V_{DD} would damage modern tiny transistors
 - Lower V_{DD} saves power
- ❑ $V_{DD} = 5.0, 3.3, 2.5, 1.8, 1.5, 1.2, 1.0, \dots 450\text{V}$



Transistors as Switches

- ❑ We can view MOS transistors as electrically controlled switches
- ❑ Voltage at gate controls path from source to drain





CMOS Inverter

A	Y
0	
1	





CMOS Inverter

A	Y
0	
1	0



CMOS Inverter

A	Y
0	1
1	0




CMOS Fabrication

- ❑ CMOS transistors are fabricated on silicon wafer
- ❑ Lithography process similar to printing press
- ❑ On each step, different materials are deposited or etched
- ❑ Easiest to understand by viewing both top and cross-section of wafer in a simplified manufacturing process


Inverter Cross-section

- ❑ Typically use p-type substrate for nMOS transistors
- ❑ Requires n-well for body of pMOS transistors




Well and Substrate Taps

- ❑ Substrate must be tied to GND and n-well to V_{DD}
- ❑ Metal to lightly-doped semiconductor forms poor connection called Shottky Diode
- ❑ Use heavily doped well and substrate contacts / taps



Inverter Mask Set

- ❑ Transistors and wires are defined by *masks*
- ❑ Cross-section taken along dashed line



Fabrication



- ❑ Chips are built in huge factories called fabs
- ❑ Contain clean rooms as large as football fields



Courtesy of International
Business Machines Corporation.
Unauthorized use not permitted.



CMOS NAND Gate

A	B	Y
0	0	
0	1	
1	0	
1	1	





CMOS NAND Gate

A	B	Y
0	0	1
0	1	
1	0	
1	1	





CMOS NAND Gate

A	B	Y
0	0	1
0	1	1
1	0	
1	1	





CMOS NAND Gate

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	





CMOS NAND Gate

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0



CMOS NOR Gate

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0




3-input NAND Gate

- ❑ Y pulls low if ALL inputs are 1
- ❑ Y pulls high if ANY input is 0
- ❑ ?

3-input NAND Gate

- ❑ Y pulls low if ALL inputs are 1
- ❑ Y pulls high if ANY input is 0



CMOS Realization of Logic Gates










- ❑ NOT
- ❑ 2-NAND, 3-NAND
- ❑ NOR

- ❑ OR
- ❑ 2-AND, 3-AND

- ❑ Schematic
- ❑ Truth table with explanation


Pass Transistors

- Transistors can be used as switches



Transmission Gates



- ❑ Pass transistors produce degraded outputs
- ❑ *Transmission gates* pass both 0 and 1 well



Tristates


- ❑ *Tristate buffer* produces Z when not enabled

EN	A	Y
0	0	Z
0	1	Z
1	0	0
1	1	1




Nonrestoring Tristate

- ❑ Transmission gate acts as tristate buffer
 - Only two transistors
 - But *nonrestoring*
 - Noise on A is passed on to Y



Tristate Inverter


- ❑ Tristate inverter produces restored output
 - Violates conduction complement rule
 - Because we want a Z output



Multiplexers

- ❑ 2:1 multiplexer chooses between two inputs

S	D1	D0	Y
0	X	0	
0	X	1	
1	0	X	
1	1	X	




Gate-Level Mux Design

- ❑ $Y = SD_1 + \bar{S}D_0$ (too many transistors)
- ❑ How many transistors are needed?




Transmission Gate Mux

- ❑ Nonrestoring mux uses two transmission gates
 - Only 4 transistors





Inverting Mux

- ❑ Inverting multiplexer
 - Use compound AOI22
 - Or pair of tristate inverters
 - Essentially the same thing
- ❑ Noninverting multiplexer adds an inverter




4:1 Multiplexer

- ❑ 4:1 mux chooses one of 4 inputs using two selects
 - Two levels of 2:1 muxes
 - Or four tristates



D Latch

- ❑ When $CLK = 1$, latch is *transparent*
 - D flows through to Q like a buffer
- ❑ When $CLK = 0$, the latch is *opaque*
 - Q holds its old value independent of D
- ❑ a.k.a. *transparent latch* or *level-sensitive latch*



D Latch Design

- ❑ Multiplexer chooses D or old Q

