

Chapter 4: Combinational-Circuits


Combinational circuit




Multiplexers




(a) Graphical symbol



(b) Truth table



(c) Sum-of-products circuit




(d) Circuit with transmission gates

Figure 4.1 A 2-to-1 multiplexer.

Multiplexers

Verilog HDL

DeMultiplexers




Data Input	Se	lect Inp	uts	Outputs							
D	S ₂	S ₁	S ₀	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀
D	0	0	0	0	0	0	0	0	0	0	D
D	0	0	1	0	0	0	0	0	0	D	0
D	0	1	0	0	0	0	0	0	D	0	0
D	0	1	1	0	0	0	0	D	0	0	0
D	1	0	0	0	0	0	D	0	0	0	0
D	1	0	1	0	0	D	0	0	0	0	0
D	1	1	0	0	D	0	0	0	0	0	0
D	1	1	1	D	0	0	0	0	0	0	0
5						Combi	national (circuit			

DeMultiplexers

Verilog HDL

Multiplexers



s_1	s_0	f
0	0	w_0
0	1	w_1
1	0	w_2
1	1	w_3

(a) Graphical symbol

(b) Truth table





Figure 4.2 A 4-to-1 multiplexer.


Decoders

w_1 w_0	y_0	y_1	y_2	y_3
0 0) 1	0	0	0
0 1	0	1	0	0
1 0	0	0	1	0
1 1	. 0	0	0	1



(a) Truth table

(b) Graphical symbol




(c) Logic circuit

Figure 4.13 A 2-to-4 decoder.


Decoders

En	w_1	w_0	<i>y</i> ₀	y_1	y_2	y_3
1	0	0	1	0	0 0 1 0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	X	x	0	0	0	0



(a) Truth table

(b) Graphical symbol



(c) Logic circuit

Combinational circuit

Encoder






Figure 4.18 A 2^n -to-n binary encoder.

w_3	w_2	w_1	w_0	<i>y</i> ₁	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1
				I	

(a) Truth table

Decoder for 7-seg LED





(a) Code converter

(b) 7-segment display

w_3	w_2	w_1	w_0	а	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
1	0	1	0	1	1	1	0	1	1	1
1	0	1	1	0	0	1	1	1	1	1
1	1	0	0	1	0	0	1	1	1	0
1	1	0	1	0	1	1	1	1	0	1
1	1	1	0	1	0	0	1	1	1	1
1	1	1	1	1	0	0	0	1	1	1

Decoder for 7-seg LED

Verilog HDL