Chapter 5: Sequential Circuits

Do Duy Tan, Ph.D


Email: tandd@hcmute.edu.vn

https://sites.google.com/site/tandduy/

Department of Computer and Communication Engineering Faculty of Electrical and Electronics Engineering, HCMUTE


Original slides composed by **Dr. Truong Ngoc Son** – Modified by **Dr. Do Duy Tan**Department of Computer and Communication Engineering

RS Latch



Clk	S	R	Q(<i>t</i> + 1)
0	X	X	Q(t) (no change)
1	0	0	Q(t) (no change)
1	0	1	0
1	1	0	1
1	1	1	x
			I


(b) Characteristic table



RS Latch

 Verilog HDL module **RS_LATCH**(input wire R,S,CLK, output reg Q,Qb always @(**R,S,CLK**) begin $if/*((CLK==1)\&\&(S==0)\&\&(R==1))*/(\{CLK,S,R\}$ ==3'b101) begin Q=0;Qb=1;endelse if ((CLK==1)&&(S==1)&&(R==0)) begin Q=1;Qb=0;endend endmodule

JK Flip Flop




		Input			Output		
Pre	CLR	CLK	J	K	Q	QD	
0	0	X	X	X	1	1	
0	1	X	X	X	1	0	
1	0	X	X	X	0	1	
1	1	0	X	X	Qo	QDo	
1	1	+	0	0	Qo	QDo	
1	1	+	0	1	0	1	
1	1	+	1	0	1	0	
1	1	+	1	1	NOT Q	NOT QD	

JK Flip Flop

• Verilog HDL


D Latch



(a) Circuit

Clk	D	Q(t+1)
0	x	Q(t)
1	0	0
1	1	1

(b) Characteristic table



(c) Graphical symbol

D Latch


Verilog HDL

endmodule

```
module D_latch (D, Clk, Q);
input D, Clk;
output reg Q;

always @(D, Clk)
if (Clk)
Q = D;
```

D Flip-Flop



P-SET	CLR	D	CLK	Q	n+1
0	1	X	Χ	1	(preset)
1	0	Χ	Χ	0	(clear)
0	0	Χ	Χ	?	(illegal)
1	1	0	\downarrow	0	
1	1	1	\downarrow	1	

D Flip-Flop

- The difference between a latch and a flip-flop is
 - A latch is asynchronous, and the outputs can change as soon as the inputs do (or at least after a small propagation delay)
 - A flip-flop is edge-triggered and only changes state when a control signal goes from high to low or low to high

```
module flipflop (D, Clock, Q);
input D, Clock;
output reg Q;
```

FLIP-FLOP

```
always @(posedge Clock)
Q = D;
```


endmodule

Latches vs. Flip-Flops


Flip-Flop

<u>Latch</u>


```
module flipflop
                                                        module latch
 input clk,
                                                          input clk,
 input d,
                                                          input d,
 output reg q
                                                          output reg q
 always @(posedge clk)
                                                          always @(clk or d)
 begin
                                                          begin
  q \ll d;
                                                           if (clk)
 end
                                                            q \ll d;
                                                          end
endmodule
                                                        endmodule
```



T Flip-Flop




T	Q(t+1)
0	Q(t)
1	$\bar{Q}(t)$



(b) Characteristic table


(c) Graphical symbol



T Flip-Flop

```
module T_FF(
         input wire t, clk,
         output reg q, qb);
initial
begin
q=1;
qb=0;
end
always @( posedge clk)
  if (t) begin
     q = \sim q;
     qb = !qb;
  end
endmodule
```

Shift Register




 t_4

 t_5

 t_6

 t_7



Shift Register

• Instance shift register using D-FF.

```
module DFF(
input wire d,clk,
output reg q );
always @(posedge clk)
q = d;
endmodule
// Serial input - serial output using DFF
module SISO(
input wire in, clk,
output wire out);
// signal declaration
wire q1,q2,q3;
//module instance
DFF ff1 (in,clk,q1);
DFF ff2 (q1,clk,q2);
DFF ff3 (q2,clk,q3);
DFF ff4 (q3,clk,out);
endmodule
                                                             ____uit
```

Module instance review

- Modules can be instantiated from within other modules.
 When a module is instantiated, connections to the ports of the module must be specified.
- There are two ways to make port connections.
 - Connection by name, in which variables connected to each of module inputs or outputs are specified in a set of parenthesis following the name of the ports. In this method order of connections is not significant.
 - Ordered connection. In this method the order of the ports must match the order appearing in the instantiated module.

Module instance review

Connection by name

```
module dff (
input wire clk, d,
output reg q);
                                                           top
always @(posedge clk) q = d;
                                      d_in
                                                                               q out
endmodule
                                                Inst 1
                                                                   Inst 2
                                                           n1
                                                                  d
                                                d
                                                                        q
                                                      q
module top (
                                       clk
input wire d_in, clk,
                                                                 clk
                                               clk
output wire q_out);
wire n1;
 dff Inst_1 (.d(d_in), .q(n1), .clk(clk));
 dff Inst_2 (.clk(clk), .d(n1), .q(q_out));
endmodule
```

Module instance review


Connection by order

```
module dff (
input wire clk, d,
                                                        top
output reg q);
always @(posedge clk) q = d;
                                                                               a out
                                            Inst 1
                                                                 Inst 2
                                                        n1
endmodule
                                                                 d
                                                                       q
                                            d
                                                   q
module top (
                                 clk
                                                               clk
                                           clk
input wire d_in, clk,
output wire q_out);
wire n1;
 dff Inst_1 (clk, d_in, n1);
 dff Inst_2 (clk, n1, q_out);
endmodule
```

Example - Ripple Adder

```
module FullAdder(a, b, ci, r, co);
  input a, b, ci;
  output r, co;

assign r = a ^ b ^ ci;
  assign co = a&ci | a&b | b&cin;
```



endmodule


```
module Adder(A, B, R);
  input [3:0] A;
  input [3:0] B;
  output [4:0] R;
```

```
wire c1, c2, c3;
FullAdder
add0(.a(A[0]), .b(B[0]), .ci(1'b0), .co(c1), .r(R[0])),
add1(.a(A[1]), .b(B[1]), .ci(c1), .co(c2), .r(R[1])),
add2(.a(A[2]), .b(B[2]), .ci(c2), .co(c3), .r(R[2])),
add3(.a(A[3]), .b(B[3]), .ci(c3), .co(R[4]), .r(R[3]));
```

endmodule

Shift Register – Serial input, parallel outputs

• Instance the shift register using D-FF




Shift Register – Serial input parallel outputs

```
module DFF(
input wire d,clk,
output reg q );
always @(posedge clk)
q = d;
endmodule
// Serial input - parallel output using DFF
module SIPO(
input wire in, clk,
output wire [3:0] q);
// signal declaration
//module instance
DFF ff1 (in,clk,q[0]);
DFF ff2 (q[0],clk,q[1]);
DFF ff3 (q[1],clk,q[2]);
DFF ff4 (q[2],clk,q[3]);
endmodule
```

Counter


A simultaneous "up" and "down" counter



Clock cycle	$Q_2 Q_1 Q_0$
0	$0 0 Q_1 \text{ changes}$
1	$0 0 1 \qquad \qquad$
2	0 1 0
3	0 1 1
4	1 0 0
5	1 0 1
6	1 1 0
7	1 1 1
8	0 0 0

Combinational circuit

Asynchronous Counter (not same clock)



Counter

• Instance counter with T-FF

Synchronous counter (same clock source)




Figure 5.21 A four-bit synchronous up-counter.

Counter

• Instance counter with T-FF

Example - Ripple Adder Generator

Parameters give us a way to generalize our designs. A module becomes a "generator" for different variations. Enables design/module reuse. Can simplify testing.

Declare a parameter with default value.

```
module Adder (A, B, R); Note: this is not a port. Acts like a "synthesis-time" constant.
  input [N-1:0] A;
                       ---- Replace all occurrences of "4" with "N".
  input [N-1:0] B;
  output [N:0] R;
                       variable exists only in the specification - not in the final circuit.
  wire [N:0] C;
                             Keyword that denotes synthesis-time operations
  genvar i;
                                For-loop creates instances (with unique names)
  generate
    for (i=0; i<N; i=i+1) begin:bit
      FullAdder add(.a(A[i], .b(B[i]), .ci(C[i]), .co(C[i+1]), .r(R[i]));
   end
  endgenerate
                                  Adder adder4 ( ... );
  assign C[0] = 1'b0;
                                                            Overwrite parameter
                                  Adder #(.N(64))
  assign R[N] = C[N];
                                                             N at instantiation.
endmodule
                                  adder64 ( ... );
```

Homework

- Design a circuit to control 4 LEDs
 - Light LEDS sequentially from (1) left to right then (2) turn 8 LEDs off sequentially from left to right (one-by-one).
 - The frequency is adjusted by two switches
 - The input clock is 50Mhz
- Left-to-right
- Right-to-left
- Center-to-2side
- 2side-to-center



LED_SANG_DICH_TSP (input clk, input reset, output reg [7:0] LED)

clk	state	LED[7]	LED[6]	LED[5]	LED[4]	LED[3]	LED[2]	LED[1]	LED[0]
posedge	1	1	0	0	0	0	0	0	0
posedge	2	0	1	0	0	0	0	0	0
posedge	3	0	0	1	0	0	0	0	0
posedge	4	0	0	0	1	0	0	0	0
posedge	5	0	0	0	0	1	0	0	0
posedge	6	0	0	0	0	0	1	0	0
posedge	7	0	0	0	0	0	0	1	0
posedge	8	0	0	0	0	0	0	0	1
posedge	9	0	0	0	0	0	0	0	0
posedge	1	1	0	0	0	0	0	0	0

(a) Sau đó tắt hết

(b) sau đó tắt hết và lặp lại

```
module DICH8LED_TSP(clk, reset, LED8);
input clk, reset;
output reg [7:0] LED8;
always @(posedge clk)
     if(reset)
           LED8 = 8'b1000 0000;
      else
           LED8 = LED8 \gg 1;
endmodule
```

```
module DICH8LED_TSP_REPEAT(clk, reset,
LED8);
input clk, reset;
output reg [7:0] LED8;
always @(posedge clk)
     if (reset)
           LED8 = 8'b1000 0000;
     else
           if (LED8 == 8'b0000 0000)
                 LED8 = 8'b1000 0000;
           else LED8 = LED8 >> 1;
endmodule
```

LED_SANG_DICH_PST (input clk, input reset, output reg [7:0] LED)

clk	state	LED[7]	LED[6]	LED[5]	LED[4]	LED[3]	LED[2]	LED[1]	LED[0]
posedge	1	0	0	0	0	0	0	0	1
posedge	2	0	0	0	0	0	0	1	0
posedge	3	0	0	0	0	0	1	0	0
posedge	4	0	0	0	0	1	0	0	0
posedge	5	0	0	0	1	0	0	0	0
posedge	6	0	0	1	0	0	0	0	0
posedge	7	0	1	0	0	0	0	0	0
posedge	8	1	0	0	0	0	0	0	0
posedge	9	0	0	0	0	0	0	0	0
posedge	1	0	0	0	0	0	0	0	1

(a) Sau đó tắt hết

(b) sau đó tắt hết và lặp lại

LED_SANG_DICH_TTR (input clk, input reset, output reg [7:0] LED)

clk	state	LED[7]	LED[6]	LED[5]	LED[4]	LED[3]	LED[2]	LED[1]	LED[0]
posedge	1	0	0	0	1	1	0	0	0
posedge	2	0	0	1	0	0	1	0	0
posedge	3	0	1	0	0	0	0	1	0
posedge	4	1	0	0	0	0	0	0	1
posedge	5	0	0	0	0	0	0	0	0
posedge	1	0	0	0	1	1	0	0	0

```
module DICH8LED_TTR(clk, reset, LED8);
input clk, reset;
output reg [7:0] LED8;
always @(posedge clk)
     if(reset)
           LED8 = 8'b0001 1000;
      else
           LED8[7:4] = LED8[7:4] << 1;
           LED8[3:0] = LED8[3:0] >> 1;
endmodule
```

```
module DICH8LED_TTR_REPEAT(clk, reset, LED8);
input clk, reset;
output reg [7:0] LED8;
always @(posedge clk)
      if (reset)
             LED8 = 8'b0001 1000;
      else if (LED8==8'b0000 0000)
             LED8 = 8'b0001 1000;
      else
             LED8[7:4] = LED8[7:4] << 1;
             LED8[3:0] = LED8[3:0] >> 1;
endmodule
```

LED_SANG_DICH_TNV (input clk, input reset, output reg [7:0] LED)

clk	state	LED[7]	LED[6]	LED[5]	LED[4]	LED[3]	LED[2]	LED[1]	LED[0]
posedge	1	1	0	0	0	0	0	0	1
posedge	2	0	1	0	0	0	0	1	0
posedge	3	0	0	1	0	0	1	0	0
posedge	4	0	0	0	1	1	0	0	0
posedge	5	0	0	0	0	0	0	0	0
posedge	1	0	0	0	0	0	0	0	0

LED_SANG_DAN_TSP (input clk, input reset, output reg [7:0] LED)

clk	state	LED[7]	LED[6]	LED[5]	LED[4]	LED[3]	LED[2]	LED[1]	LED[0]
posedge	1	1	0	0	0	0	0	0	0
posedge	2	1	1	0	0	0	0	0	0
posedge	3	1	1	1	0	0	0	0	0
posedge	4	1	1	1	1	0	0	0	0
posedge	5	1	1	1	1	1	0	0	0
posedge	6	1	1	1	1	1	1	0	0
posedge	7	1	1	1	1	1	1	1	0
posedge	8	1	1	1	1	1	1	1	1
posedge	9	0	0	0	0	0	0	0	0
posedge	1	1	0	0	0	0	0	0	0

(a) Sau đó tắt hết

(b) sau đó tắt hết và lặp lại

```
module SANGDAN_8LED_TSP(clk, reset, LED8);
input clk, reset;
output reg [7:0] LED8;
always @(posedge clk)
      if(reset)
             LED8 = 8'b1000 0000;
      else if (LED8==8'hFF)
             LED8 = 8'b0000 0000;
      else if (LED8!=8'h00)
             LED8 = LED8 >> 1; LED8[7] = 1'b1;
             // LED8 = LED8 | LED8 >> 1;
             // LED8 = 8'b10000000 + LED8 >> 1;
```

endmodule

```
module SANGDAN_8LED_TSP_REPEAT(clk, reset,
LED8);
input clk, reset;
output reg [7:0] LED8;
always @(posedge clk)
      if(reset)
             LED8 = 8'b1000 0000;
      else if (LED8==8'hFF)
             LED8 = 8'b0000 0000;
      else
             LED8 = LED8 \gg 1;
             LED8[7] = 1'b1;
      endmodule
```

LED_SANG_DAN_PST (input clk, input reset, output reg [7:0] LED)

clk	state	LED[7]	LED[6]	LED[5]	LED[4]	LED[3]	LED[2]	LED[1]	LED[0]
posedge	1	0	0	0	0	0	0	0	1
posedge	2	0	0	0	0	0	0	1	1
posedge	3	0	0	0	0	0	1	1	1
posedge	4	0	0	0	0	1	1	1	1
posedge	5	0	0	0	1	1	1	1	1
posedge	6	0	0	1	1	1	1	1	1
posedge	7	0	1	1	1	1	1	1	1
posedge	8	1	1	1	1	1	1	1	1
posedge	9	0	0	0	0	0	0	0	0
posedge	1	0	0	0	0	0	0	0	1

(a) Sau đó tắt hết

(b) sau đó tắt hết và lặp lại

Verilog HDL Basics

LED_SANG_DICH_TSP_PST (input clk, input reset, input SS, input MODE, output reg [7:0] LED)

clk	state	LED[7]	LED[6]	LED[5]	LED[4]	LED[3]	LED[2]	LED[1]	LED[0]
posedge	1	1	0	0	0	0	0	0	0
posedge	2	0	1	0	0	0	0	0	0
posedge	3	0	0	1	0	0	0	0	0
posedge	4	0	0	0	1	0	0	0	0
posedge	5	0	0	0	0	1	0	0	0
posedge	6	0	0	0	0	0	1	0	0
posedge	7	0	0	0	0	0	0	1	0
posedge	8	0	0	0	0	0	0	0	1
posedge	9	0	0	0	0	0	0	0	0
posedge	1	1	0	0	0	0	0	0	0

(a) Sau đó tắt hết

(b) sau đó tắt hết và lặp lại

Verilog HDL Basics

```
LED_SANG_DICH_TSP_PST (input clk, input reset, input SS, input
MODE, output reg [7:0] LED)
always @ (posedge clk)
if (reset) out = 8'b0000 0000;
else
       if (SS==1)
                if (MODE==0) //TSP
                        if (out==8'b0000 0000)
                                out=8'b1000 0000;
                        else
                               out=out>>1;
                else //MODE==1 //PST
                        if (out==8'b0000 0000)
                                out=8'b0000 0001;
                        else
                                out=out<<1;
        else
               out = out;
endmodule
```

```
LED_SANG_DICH_TTR_TNV (input clk, input reset, input SS, input
MODE, output reg [7:0] LED)
always @ (posedge clk)
if (reset) out = 8'b0000 0000;
else
        if (SS==1)
                if (MODE==0) %TTR
                         if (out==8'b0000 0000)
                                 out=8'b0001 1000;
                         else
                                 out[7:4]=out[7:4]<< 1;
                                 out[3:0] = out[3:0] >> 1;
                else //MODE==1 %TNV
                        if (out==8'b0000 0000)
                                 out=8'b1000 0001;
                         else
                                 out[7:4]=out[7:4]>> 1;
                                 out[3:0]=out[3:0]<<1;
end
                                 42
                                                        Verilog HDL Basics
```

endmodule

```
LED_SANG_DAN_TSP_PST (input clk, input reset, input SS, input MODE,
output reg [7:0] LED)
always @ (posedge clk)
if (reset) out = 8'b0000 0000;
else
        if (SS==1)
                  if (MODE==0)
                                    //TSP
                           if (out==8'b1111 1111)
                                    out=8'b0000 0000;
                           else if (out== 8'b0000_0000)
                                    out= 8'b1000 0000;
                                   out=out>>1 + 8'b1000 0000;
                           else
                  else //MODE==1 //PST
                           if (out==8'b1111 1111)
                                    out=8'b0000 0000;
                           else if (out== 8'b0000 0000)
                                    out= 8'b0000 0001;
                           else
                                    out=out<<1 + 8'b0000 0001;
         else
                  out = out;
                                    43
                                                            Verilog HDL Basics
endmodule
```