



9-0,	
	abrary reee!
	use rec. std_logic_1164.all)
	entity mem_ctrl
	Port (
	cik, reset : in std_logic;
	mem: in std_logic;
	rw; in std_logic
	burst: in std_logic;
	o'e : 0 11 std_logic;
	we : out std-logic;
	we-me; out std_logic;
);
	end entity

1-0	The state of the s
	architecture two seg- arch of mem_ctrl is
	type mc_state_type is
	Cidle, read 1, read 2, read 3, read 4, write)
	signal state -rg, state-next; mc_state-type;
	begin
	Process (dr. reset)
1	begin .
	if (reset = '4') then
	state_reg <= idle;
	else if (cik 'event and cik = ') ') then
	state-reg <= state-next;
	end if;
	end process;
	Process (state reg, mem, rw, burst)
	begin
	0e Z= 10';
	we = 10';
	We-me L= 10';
	case state reg is
	when idle =>
	îf mem = 111 then
	if 'rw = 11 then
	state_next <= read 1;
	eise
	state -nexte = write;
	me -we <= 17,?
	end if:
	else
	else stat_next <= idle; end if;


7	When multe = >
	state-next Z= idle)
	we <= 121,
	when read 1 = 1
	if (burst = '1') then
	state-next 2= read 2;
	else
	state_next L= idle;
	end remains
	00 <= (1)
	minen read 2 =>
	state_next <= read 3;
	00 <= 111,
	when read 3 =>
	state-next <= read4;
	0e L=111
	when read 4 =>
	State_next Z=idle?
	De Z = 1113
	end case;
	end process;
	end two_seg_arch;
	The second of th





2-c	
	library reee;
	use rece, std_ logic_ 1164.all;
	entity Pargen is
	port (ctk, reset: in std-logic;
	start: in std-logic;
	V: Out std_10grc
))
	end entity;
	architecture rel of pargen is
	type psm-state_type is (idle, bits, bit2, bit3,
	bit 5, bit 6, bit 7, bit 8);
V no.	Signal state reg: fsm-state type;
	Signal state -next: psm_state_type;
	begin
	Process (clk irreset)
	begin
	if (reset = 11') then
	State reg c=idle;
	else of (cuk event and cukis) then
	state reg c = state next!
	end if;
	end process;
	process (state reg, start)
	begin
	x <= '0';
	coule state-reg is

141 100 - 10 110 -	a roll.
when idle =>	
If grant = '1' the	
state_next <=	
end if;	
when bit1=3	
X < = '1')	areacted and and
state_next <=	bH2)
when bit 2 =>	
X < = 10';	
state_next c=	bit 3;
When bit 3 =>	er perfete fest a com
MC (= 17,1	
state_next co	bit4;
when bit4 =>	ныя 96уг)
x = 10')	
state_next <	
when bit 5 =>	
2 2=41,	Nakad .
State _next Z =	= bit6;
when bit 6=>	Share of
X < = 10'	
State _nert	<= bit7j
when bit 7=>	3210
X <= 1'.	
	t<= bit 8,
when bit 83)	
	L'and or was a
	Contzil' then
	ate _next <= bit11
Plee	
	e -next <= some bito; end case; end process;



3c-	
	library reel;
	use rece. std_logic_la4.all;
	entity patogen is
	port (cik ; reset ; in stdlogic;
	x; instd-logic;
	- Z: DW std_10gic;
); sy y y in a lost
	end entity
	architecture rtl of patgen is
	type pattern_state_type is
	(idle, b1, b2, b3, b4, b5, b6, b7, 68)
	signal state reg, state next; pottern - state type!
	begin
	process (ak, reset)
	begin
	if (reset = 'J') than
	state reg < = idle;
	else if (ak leven+ and dk=13) then
	State reg 22 state next?
10	end of s
	end process;
	process (state_reg, x)

begin	
case state rog is	
when bo =>	
if x=11, the	
State-next (=b)	
else	
State next <= 60)	
end if;	
When b1 =)	
if $x=10^{1}$ then	
State_next Z= b2;	
else	
state next <= 60;	
end if	
When b2 =)	
if x = 1/2 then	
State next L=63'	
eise	
state_noxt <= b0;	
end ig;	
when 63 =>	
if x='0' tren	
state_next Z= bA'	
eise	
state_next <= 60;	
end of !	
when be =>	
$f \neq \chi = 11' + ten$	
State_next C=b5;	
state-next <= 50) end if	

When 65 =>	
if x='0' then	
state_next <= 661	
else	
State_noxt <= b0;	
end of;	
When 66 =>	
$\Gamma f x = 1 $ then	
State _next Z= 67;	
eise	
State-rext 2= 60;	
end of;	
When 67 =>	
rf x=10' then	
state_next <= b8i	
else	
State next 2=60;	E et
end rf;	
When 68 =)	
if x='1' then	
State_next (= bli	
else	
State next c= 60;	Auglephon
end if;	
end case	
end process	
z = 11 when state_reg = 68 else 101.	
end rtl;	
Chis in the second seco	