



1

a) state diagram



b) ASM chart



1-C,

```
library ieee;
```

```
use ieee.std_logic_1164.all;
```

```
entity mem_ctrl
```

```
Port (
```

```
clk, reset : in std_logic;
```

```
mem : in std_logic;
```

```
rw : in std_logic;
```

```
burst : in std_logic;
```

```
oe : out std_logic;
```

```
we : out std_logic;
```

```
we-me : out std_logic;
```

```
);
```

```
end entity
```


1-c

architecture two_seg_arch of mem_ctrl is

type mc_state_type is

(idle, read_1, read_2, read_3, read_4, write);

signal state_reg, state_next : mc_state_type;

begin

process (clk, reset)

begin

if (reset = '1') then

state_reg <= idle;

else if (clk'event and clk = '1') then

state_reg <= state_next;

end if;

end process;

process (state_reg, mem, rw, burst)

begin

re <= '0';

we <= '0';

we_me <= '0';

case state_reg is

when idle =>

if mem = '1' then

if 'rw = '1' then

state_next <= read_1;

else

state_next <= write;

we_me <= '1';

end if;

else

state_next <= idle;

end if;

when write =>

state-next <= idle;

oe <= '1';

when read 1 =>

if (burst = '1') then

state-next <= read 2;

else

state-next <= idle;

end if

oe <= '1';

when read 2 =>

state-next <= read 3;

oe <= '1';

when read 3 =>

state-next <= read 4;

oe <= '1';

when read 4 =>

state-next <= idle;

oe <= '1';

end case;

end process;

end two_seg_arch;

1 d 2

~~/mem_ctl/cik~~

/mem_ctl/cik

/mem_ctl/reset

/mem_ctl/mem

/mem_ctl/rw

/mem_ctl/burst

/mem_ctl/be

/mem_ctl/we

/mem_ctl/wemp

/mem_ctl/state-reg



0ns

50ns


100ns

150ns


200ns

(2)

a)



b)



2-c

```
library ieee;  
use ieee.std_logic_1164.all;  
  
entity Patgen is  
    port ( clk, reset : in std_logic;  
          start : in std_logic;  
          v : out std_logic  
        );  
  
end entity;
```

architecture rtl of Patgen is

```
    type fsm-state_type is (idle, bit1, bit2, bit3,  
                             bit5, bit6, bit7, bit8);  
    signal state_reg : fsm-state_type;  
    signal state_next : fsm-state_type;  
  
begin  
    process (clk, reset)  
    begin  
        if (reset = '1') then  
            state_reg <= idle;  
        else if (clk'event and clk = '1') then  
            state_reg <= state_next;  
        end if;  
    end process;  
  
    process (state_reg, start)  
    begin  
        v <= '0';  
        case state_reg is
```

when idle =>

if ~~state~~^x = '1' then

state_next <= bit1;

end if;

when bit1 =>

x <= '1';

state_next <= bit2;

when bit2 =>

x <= '0';

state_next <= bit3;

when bit3 =>

x <= '1';

state_next <= bit4;

when bit4 =>

x <= '0';

state_next <= bit5;

when bit5 =>

x <= '1';

state_next <= bit6;

when bit6 =>

x <= '0';

state_next <= bit7;

when bit7 =>

x <= '1';

state_next <= bit8;

when bit8 =>

x <= '0';

if ~~state~~^x = '1' then

state_next <= bit1;


else

state_next <= ~~some~~ bit0;

end if; end case; end process;

3

a)




→ If we get 0 at the wrong place we go back to bit 0

If we get 1 in the wrong place we go back to bit 1

extra state to support more outputs

b)



3c -

```
library ieee;
```

```
use ieee.std_logic_1164.all;
```

```
entity Patgen is
```

```
    port ( clk; reset; in std_logic;
```

```
          x; in std_logic;
```

```
          z; out std_logic;
```

```
    );
```

```
end entity
```

```
architecture rtl of patgen is
```

```
    type pattern_state_type is
```

```
        (idle, b1, b2, b3, b4, b5, b6, b7, b8);
```

```
    signal state_reg, state_next: pattern_state_type;
```

```
begin
```

```
    process (clk, reset)
```

```
    begin
```

```
        if (reset = '1') then
```

```
            state_reg <= idle;
```

```
        else if (clk'event and clk = '1') then
```

```
            state_reg <= state_next;
```

```
        end if;
```

```
    end process;
```

```
    process (state_reg, x)
```


begin

case state_reg is

when b0 =>

if x = '1' then

state_next <= b1;

else

state_next <= b0;

end if;

when b1 =>

if x = '0' then

state_next <= b2;

else

state_next <= b0;

end if;

when b2 =>

if x = '1' then

state_next <= b3;

else

state_next <= b0;

end if;

when b3 =>

if x = '0' then

state_next <= b4;

else

state_next <= b0;

end if;

when b4 =>

if x = '1' then

state_next <= b5;

else

state_next <= b0;

end if;

When b5 =>

if x = '0' then

state_next <= b6;

else

state_next <= b0;

end if;

When b6 =>

if x = '1' then

state_next <= b7;

else

state_next <= b0;

end if;

When b7 =>

if x = '0' then

state_next <= b8;

else

state_next <= b0;

end if;

When b8 =>

if x = '1' then

state_next <= b1;

else

state_next <= b0;

end if;

end case

end process

z <= '1' when state_reg = b8 else '0';

end rtl;