
Getting Started with TCB

Introduction

Author: Marius Nicolae, Microchip Technology Inc.

The tinyAVR[®] 0-series, tinyAVR 1-series and megaAVR[®] 0-series of microcontrollers are equipped with powerful timers that enable them to cover a wide area of applications. Timer/Counter Type B (TCB) offers a variety of features and operation modes, from periodic interrupts to 8-bit PWM or time-out. The various operation modes of the TCB can be used in correlation with the event system. The scope of this technical brief is to show the configuration of three operation modes.

- **Using TCB in 8-bit PWM mode:**

TCB will be configured in this mode and will generate a PWM signal with a 50% duty cycle for a 1-second period. A GPIO pin will be used as an output to showcase the signal.

- **Using TCB in Time-Out Check mode:**

TCB will be configured in this mode and will be used to measure the signal time (edge-to-edge) generated by a GPIO pin configured as input. An interrupt will be generated if the time-out (period from edge-to-edge) expires.

- **Using TCB in Sleep mode:**

TCB will be configured to generate a periodic interrupt, even when the AVR[®] microcontroller is in Standby Sleep mode.

Note: In each example, GPIOs are used either for input (event system input signal), or for output (e.g. toggling a pin each time an interrupt occurs). The code examples were developed using the ATmega4809 Xplained Pro (ATMEGA4809-XPRO) development board, but are suitable for the entire tinyAVR 0-series, tinyAVR 1-series and megaAVR 0-series.

Table of Contents

Introduction.....	1
1. Relevant Devices.....	3
1.1. tinyAVR® 0-series.....	3
1.2. tinyAVR® 1-series.....	3
1.3. megaAVR® 0-series.....	4
2. Overview.....	5
3. Using TCB in 8-bit PWM mode.....	6
4. Using TCB in Time-Out Check Mode.....	12
5. Using TCB in Sleep Mode.....	17
6. References.....	20
7. Appendix.....	21
The Microchip Web Site.....	25
Customer Change Notification Service.....	25
Customer Support.....	25
Microchip Devices Code Protection Feature.....	25
Legal Notice.....	26
Trademarks.....	26
Quality Management System Certified by DNV.....	27
Worldwide Sales and Service.....	28

1. Relevant Devices


This chapter lists the relevant devices for this document.

1.1 tinyAVR[®] 0-series

The figure below shows the tinyAVR 0-series, laying out pin count variants and memory sizes:

- Vertical migration is possible without code modification, as these devices are fully pin- and feature compatible.
- Horizontal migration to the left reduces the pin count and, therefore, the available features.

Figure 1-1. tinyAVR[®] 0-series Overview




Devices with different Flash memory size typically also have different SRAM and EEPROM.

1.2 tinyAVR[®] 1-series

The following figure shows the tinyAVR 1-series devices, laying out pin count variants and memory sizes:

- Vertical migration upwards is possible without code modification, as these devices are pin compatible and provide the same or more features. Downward migration may require code modification due to fewer available instances of some peripherals.
- Horizontal migration to the left reduces the pin count and, therefore, the available features.

Figure 1-2. tinyAVR® 1-series Overview




Devices with different Flash memory size typically also have different SRAM and EEPROM.

1.3 megaAVR® 0-series

The figure below shows the megaAVR 0-series devices, laying out pin count variants and memory sizes:

- Vertical migration is possible without code modification, as these devices are fully pin and feature compatible.
- Horizontal migration to the left reduces the pin count and, therefore, the available features.

Figure 1-3. megaAVR® 0-series Overview




Devices with different Flash memory size typically also have different SRAM and EEPROM.

2. Overview

The capabilities of the 16-bit Timer/Counter type B (TCB) include frequency, waveform generation, and input capture on an event with time and frequency measurement of the digital signals. The TCB consists of a base counter and a control logic that can be set in one of the eight different modes, each mode providing unique functionality. The base counter is clocked by the peripheral clock with optional prescaling, as shown below.

Figure 2-1. Timer/Counter Type-B Block Diagram



3. Using TCB in 8-bit PWM mode

Use case description: TCB (the TCB3 instance) will be configured in 8-bit PWM mode and generate a 1-second period PWM signal, at a 50% duty cycle. A GPIO pin (Port B pin 5 - PB5) will be used as an output to showcase the signal.

Result: TCB will generate a 50% duty cycle PWM signal for a 1-second period. The on-board LED (the PB5 pin) will toggle every 500 ms.


This timer can be configured to run in 8-bit PWM mode where each of the register pairs in the 16-bit Capture/Compare register (TCBn.CCMPH and TCBn.CCMPL) is used as an individual compare register. The counter will continuously count from zero to CCMPH and the output will be set at BOTTOM and cleared when the counter reaches CCMPH.

When this peripheral is in PWM mode and enabled, changing the value of the Capture/Compare register will change the output, but the transition may render invalid values. It is hence recommended to:

1. Disable the peripheral.
2. Write Capture/Compare register to {CCMPH, CCMPL}.
3. Write 0x0000 to count register.
4. Re-enable the module.

CCMPH is the number of cycles for which the output will be driven high, while CCMPL+1 is the period of the output pulse.

Figure 3-1. 8-Bit PWM Mode



For example, for a 256 Hz frequency clock that serves as input to the timer, the result is a 1-second period (CCMPL is an 8-bit register, which means it can have values from 0 to 255).

Configuring a pin as output for visualizing the PWM signal

To visualize the PWM, a pin will be configured in the Output mode. The following code sets PB5 as output low.

```
PORTB_DIR |= PIN5_bm;
PORTB_OUT |= PIN5_bm;
```

Configuring the system clock

According to the diagram in [Figure 2-1](#), there are two main clock sources for TCB:

- CLK_PER (the peripheral clock, derived from main clock CLK_MAIN)
- CLK_TCA (the TCA clock, which can be derived from CLK_PER)

For the purpose of this use case of TCB, CLK_PER clock source and instance 3 of TCB will be used (TCB3). In order to get a 1-second period, the input clock must be as low as possible. The following configuration must be made:

- Internal 32 kHz ultra low-power oscillator for CLKSEL must be selected
- The clock prescaler (PEN) must be enabled
- The highest prescaler division (PDIV 64) must be used

In order to use the 32 kHz internal oscillator as clock source for TCB, the user must configure the following registers and bits or bit fields in the following register.

Figure 3-2. MCLKCTRLB Register Configuration

Bit	7	6	5	4	3	2	1	0
				PDIV[3:0]				PEN
Access				R/W	R/W	R/W	R/W	R/W
Reset				1	0	0	0	1

bits 4:1 PDIV[3:0]: Prescaler Division bits

If the Prescaler Enable (PEN) bit is written to '1', these bits define the division ratio of the main clock prescaler.

Value	Description
Value	Division
0x5	64

bit 0 PEN: Prescaler Enable bit

This bit must be written '1' to enable the prescaler. When enabled, the division ratio is selected by the PDIV bit field.

The Main Clock and Prescaler Configuration registers (CLKCTRL.MCLKCTRLA, CLKCTRL.MCLKCTRLB) are protected by the Configuration Change Protection (CCP) mechanism, employing a timed-write procedure for changing these registers. In order to write to these registers, a certain key must be written to the CPU.CCP register first, followed by a write access to the protected bits within four CPU instructions.

The key that must be written to the CPU.CPP register is 'IOREG', which translates into the line of code from below. For more details, check Configuration Change Protection (CCP) in the megaAVR 0-series family data sheet.

Note: The CPU_CPP register will allow only one READ/WRITE instruction and the change must be made in the following four cycles, after writing the key.

```
CPU_CPP = CCP_IOREG_gc;
```

Since the desired frequency is the lowest possible, the Prescaler (PEN) must be enabled and PDIV must be set to '64' divider.

```
CLKCTRL.MCLKCTRLB = CLKCTRL_PDIV_64X_gc | CLKCTRL_PEN_bm;
```

Figure 3-3. MCLKCTRLA Register Configuration

Bit	7	6	5	4	3	2	1	0
	CLKOUT						CLKSEL[1:0]	
Access	R/W						R/W	R/W
Reset	0						0	0

bits 1:0 CLKSEL[1:0]: Clock Select bits

This bit field selects the source for the Main Clock (CLK_MAIN).

Value	Name	Description
0x0	OSC20M	20 MHz internal oscillator
0x1	OSCULP32K	32 KHz internal ultra low-power oscillator
0x2	XOSC32K	32.768 kHz external crystal oscillator
0x3	EXTCLK	External clock

OSCULP32K must be selected, which means CLKSEL bit field must be set to 0x1 value. This translates into the following code:

```
CLKCTRL.MCLKCTRLA = CLKCTRL_CLKSEL_OSCULP32K_gc;
```

Figure 3-4. MCLKSTATUS Register Configuration

Bit	7	6	5	4	3	2	1	0
	EXTS	XOSC32KS	OSC32KS	OSC20MS				SOSC
Access	R	R	R	R				R
Reset	0	0	0	0				0

bit 0 SOSC: Main Clock Oscillator Changing bit

Value	Description
0	The clock source for CLK_MAIN is not undergoing a switch
1	The clock source for CLK_MAIN is undergoing a switch and will change as soon as the new source is stable

The clock switching process is indicated by the SOSC bit. The program should halt during an undergoing switch of the clock source, so a wait until the switch is over should be implemented:

```
while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm)
{
    ;
}
```


Configuring the TCB input clock and operation mode

In order to generate the 8-bit PWM signal to PB5, the following registers must be changed:

- TCBn.CCMP
- TCBn.CTRLA
- TCBn.CTRLB

The TCBn.CCMPL and TCBn.CCMPH register pair represents the 16-bit value TCBn.CCMP. The low byte <7:0> (suffix L) is accessible at the original offset. The high byte <15:8> (suffix H) can be accessed at offset +0x01. In 8-bit PWM mode, TCBn.CCMPL and TCBn.CCMPH act as two independent registers.

Figure 3-5. TCBn.CCMP Register Configuration

Bit	15	14	13	12	11	10	9	8
	CCMP[15:8]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	CCMP[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

bits 15:8 CCMP[15:8]: Capture/Compare Value High Byte

These bits hold the MSB of the 16-bit compare, capture, and top value.

bits 7:0 CCMP[7:0]: Capture/Compare Value Low Byte

These bits hold the LSB of the 16-bit compare, capture, and top value.

When running TCB in 8-bit PWM mode, TCBn.CCMPL must be loaded with the PWM signal period, of 1 second in this case. Since the period of the output pulse is defined by TCBn.CCMPL+1, the value that must be loaded into the TCBn.CCMPL register is 0xFF (255 in decimal).

Subsequently, TCBn.CCMPH must be loaded with the number of cycles for which the output will be driven high. The goal is to set the duty cycle at 50% in order to make PB5 toggle every 500 ms.

$$CCMPH = (CCMPL + 1) \times \frac{50}{100}$$

$$CCMPH = 128$$

This results in TCBn.CCMPH=128=0x80

This means that TCBn.CCMP must be loaded with the following value, obtained from TCBn.CCMPH and TCBn.CCMPL:

```
TCB3.CCMP = 0x80FF;
```

Figure 3-6. TCBn.CTRLA Register Configuration

Bit	15	14	13	12	11	10	9	8
CCMP[15:8]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
CCMP[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

bits 15:8 CCMP[15:8]: Capture/Compare Value High Byte

These bits hold the MSB of the 16-bit compare, capture, and top value.

bits 7:0 CCMP[7:0]: Capture/Compare Value Low Byte

These bits hold the LSB of the 16-bit compare, capture, and top value.

TCB3 can be enabled by setting the ENABLE bit to '1' in the TCB3.CTRLA register. This translates into the following code:

```
TCB3.CTRLA |= TCB_ENABLE_bm;
```

In order to get the lowest possible frequency, CLK_PER will be further divided by 2, by configuring the CLKSEL bit field in the TCB3.CTRLA register. The corresponding value for CLKSEL in this case is 0x1. This translates into the following code:

```
TCB3.CTRLA |= TCB_CLKSEL_CLKDIV2_gc;
```

Figure 3-7. TCBn.CTRLB Register Description

Bit	7	6	5	4	3	2	1	0
		ASYNC	CCMPINIT	CCMPEN		CNTMODE[2:0]		
Access		R/W	R/W	R/W		R/W	R/W	R/W
Reset		0	0	0		0	0	0

bit 4 CCMPEN: Compare/Capture Output Enable bit

This bit is used to enable the output signal of the Compare/Capture.

Value	Description
0	Compare/Capture Output is zero
1	Compare/Capture Output has a valid value

bits 2:0 CNTMODE[2:0]: Timer Mode bits

Writing these bits selects the Timer mode.

Value	Description
0x0	Periodic Interrupt mode
0x1	Time-out Check mode
0x7	8-Bit PWM mode

CCMPEN must be enabled. This translates into the following code:

```
TCB3.CTRLB |= TCB_CCMPEN_bm;
```

TCB must be configured for the 8-bit PWM mode. This translates to the following code:

```
TCB3.CTRLB |= TCB_CNTMODE_PWM8_gc;
```



View Code Example on GitHub

Click to browse repository



Tip: The full code example is also available in the [Appendix](#) section.


4. Using TCB in Time-Out Check Mode

Use case description: Configure TCB in Time-out Check mode and measure the signal time generated by a GPIO (configured as input). The time-out will be set to two seconds and the event system will be used to detect the rising edge and falling edge of the signal generated by a GPIO (e.g. a push button in a real application). If the time-out expires, another GPIO (e.g. an LED, in a real application) will be toggled in the interrupt.

Result: Use a GPIO as input to generate an event that serves as input signal for TCB. Generate an interrupt when the time-out expires.

In the Time-out Check mode, TCB relies on the interaction with the event system, as displayed in the figure below. In this mode, the counter counts to MAX and wraps around. On the first edge, the counter is restarted and on the second edge, the counter is stopped. If the count register (TCBn.CNT) reaches TOP before the second edge, an interrupt will be generated. In Freeze state, the counter will restart on a new edge. Reading count (TCBn.CNT) or the Capture/Compare (TCBn.CCMP) register, or writing the RUN bit (RUN in TCBn.STATUS) in Freeze state will have no effect.

Figure 4-1. Time-out Check Mode



Configuring the system clock

In order to obtain a 2-second period for the 16-bit TCB timer, the input frequency must be as low as possible. For this, the internal 32 kHz oscillator can be used. There is no need to use a frequency divider, so the prescaler for CLK_PER must be disabled. There are three steps in the configuration process:

1. **Disable the CLK_PER prescaler** - The following code snippet will demonstrate how to disable the CLK_PER prescaler.

```
CPU_CCP = CCP_IOREG_gc;
CLKCTRL.MCLKCTRLB = 0 << CLKCTRL_PEN_bp;
```

2. **Select the internal 32 kHz oscillator** - The following code snippet will switch the system clock source to the internal 32 kHz oscillator.

```
CPU_CCP = CCP_IOREG_gc;
CLKCTRL.MCLKCTRLA = CLKCTRL_CLKSEL_OSCULP32K_gc;
```

3. **Wait for the clock switch process to complete** - The following code snippet will demonstrate how to wait for the clock source switching process to finish.

```
while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm)
{
    ;
}
```

Note:

1. Writing to the MCLKCTRLA and MCLKCTRLB registers requires the 'IOREG' key to be written to the CPU.CCP register, prior to accessing the clock control registers.
2. The clock control registers are described in 'Using TCB in 8-bit PWM mode' chapter of this document.

Configuring TCB in Time-out Check Mode

In order to generate a signal using a GPIO pin, event system must be set up accordingly. Port B Pin 2 (PB2) will be used as an example in this document.

The following registers must be configured:

- TCB0.CCMPP
- TCBn.INTCTRL
- TCBn.EVCTRL
- EVSYS.CHANNEL
- EVSYS.USER

1. TCB0.CCMP Configuration

The TCB Compare/Capture register must be loaded with the value of the time-out. For the purpose of this document, a value of one second for the time-out has been chosen. With an input frequency of 32.768 Hz, the 16-bit counter will make a complete cycle in two seconds (the maximum value of a 16-bit number is 65535).

The reload value of TCB0.CCMP can be calculated, as shown below:

$$CCMP = \frac{CNT_{max}}{2}$$

$$CCMP = \frac{65535}{2}$$

$$CCMP = 32767.5$$

A value of 32767.5 cannot be translated into hex, so 32767 will be used instead.

$$CCMP = 32767.5 = \sim 32767 = 0 \times 7FFF$$

The following code snippet will load TCB0.CCMP with 0x7FFF time-out value.

```
TCB0.CCMP = 0x7fff;
```

2. TCBn.INTCTRL Configuration

Figure 4-2. TCBn.INTCTRL Register Configuration

Bit	7	6	5	4	3	2	1	0
								CAPT
Access								R/W
Reset								0

bit 0 CAPT: Capture Interrupt Enable bit

Writing this bit to '1' enables the Capture interrupt.

TCB0.CNT will start increasing as soon as a signal edge is detected on the event system bus. If the complementary edge of the signal is not detected within the time-out, TCB0 will trigger an interrupt. In this regard, capture or time-out interrupt must be enabled in the TCB0.INTCTRL register. The following code snippet enables the interrupt:

```
TCB0.INTCTRL = TCB_CAPT_bm;
```

Note: The global interrupts must also be enabled. This can be done at a later step in the software program.

3. TCBn.EVCTRL Configuration

Figure 4-3. TCBn.EVCTRL Register Configuration

Bit	7	6	5	4	3	2	1	0
		FILTER		EDGE				CAPTEI
Access		R/W		R/W				R/W
Reset		0		0				0

bit 4 EDGE: Event Edge bit

This bit is used to select the event edge. The effect of this bit is dependent on the selected Count Mode (CNTMODE) in TCBn.CTRLB. "-" means that an event or edge has no effect in this mode.

Count Mode	EDGE	Positive Edge	Negative Edge
Timeout Check mode	0	Start counter	Stop counter
	1	Stop counter	Start counter

bit 0 CAPTEI: Capture Event Input Enable bits

Writing this bit to '1' enables the input capture event.

The target is to measure the signal time between the falling edge and the rising edge of the PB2 input pin (in Idle, the pin is kept in high state). This means both CAPTEI and EDGE bits must be set to '1'. The following code snippet enables both bits in the TCB0.EVCTRL register.

```
TCB0.EVCTRL = TCB_CAPTEI_bm | TCB_EDGE_bm;
```

4. EVSYS.CHANNEL Configuration

Each channel can be connected to a one-event generator. Not all generators can be connected to all channels. Refer to the table below to see which generator sources can be routed onto each channel, and the generator value that must be written to EVSYS.CHANNELn to achieve this routing. The value 0x00 in EVSYS.CHANNELn turns the channel off.

Figure 4-4. EVSYS.CHANNEL Register Configuration

Bit	7	6	5	4	3	2	1	0
	GENERATOR[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

bits 7:0 GENERATOR[7:0]: Channel Generator Selection bits

GENERATOR		INPUT	Async/Sync	CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7
binary	hex										
0100_0nnn	0x40-0x47	PORT0_PINn	Async	PORTA_PINn		PORTC_PINn		PORTE_PINn			
0100_1nnn	0x48-0x4F	PORT1_PINn	Async	PORTB_PINn		PORTD_PINn		PORTF_PINn			

EVSYS.CHANNEL must be loaded with 0x4A value for PB2 to generate an input event, as represented in the following code snippet:

```
EVSYS.CHANNEL0 = EVSYS_GENERATOR_PORT1_PIN2_gc;
```

5. EVSYS.USER Configuration

Each event user can be connected to one channel. Several users can be connected to the same channel. The following table lists all event system users, with their corresponding user ID number. This ID number corresponds to the USER register index, e.g. the user with ID 2 is controlled by the EVSYS.USER2 register.

Figure 4-5. EVSYS.USERTCB0 Register Configuration

USER #	User Name	Async/Sync	Description
20	TCB0	Async	TCB0 Event in

Bit	7	6	5	4	3	2	1	0
	CHANNEL[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

bits 7:0 CHANNEL[7:0]: User Channel Selection bits

Describes which event system channel the user is connected to.

Value	Description
0	OFF, no channel is connected to this event system user
n	Event user is connected to CHANNEL(n-1)

The user channel must be linked to the event channel already configured previously (in EVSYS.CHANNEL). The following code snippet illustrates how this can be done:

```
EVSYS.USERTCB0 = EVSYS_CHANNEL_CHANNEL0_gc;
```



View Code Example on GitHub
Click to browse repository



Tip: The full code example is also available in the [Appendix](#) section.

5. Using TCB in Sleep Mode

Use case description: Configure TCB to generate an overflow interrupt every second, even when the microcontroller is in Standby Sleep mode and toggle a GPIO pin (PB5).

Result: TCB overflow interrupt will be triggered every one second, regardless of the running mode of the microcontroller (Idle/Standby). In the Interrupt Service Routine (ISR), the on-board LED, corresponding to PB5, will be toggled..

TCBn is by default disabled in Standby Sleep mode; as soon as the microcontroller enters Sleep mode, TCB will be halted. The module can stay fully operational in Standby Sleep mode if the Run In Standby (RUNSTDBY) bit in the TCBn.CTRLA register is written to '1'.

Configuring the System Clock for Sleep Mode

In order to obtain a 1-second interrupt for the 16-bit TCB timer, the input frequency must be as low as possible. For this, the internal 32 kHz oscillator can be used. There is no need to use a frequency divider, so the prescaler for CLK_PER must be disabled. There are three steps in the configuration process:

1. **Disable the CLK_PER prescaler** - The following code snippet will demonstrate how to disable the CLK_PER prescaler:

```
CPU_CCP = CCP_IOREG_gc;

CLKCTRL.MCLKCTRLB = 0 << CLKCTRL_PEN_bp;
```

2. **Select the internal 32 kHz oscillator** - The following code snippet will switch the system clock source to the internal 32 kHz oscillator.

```
CPU_CCP = CCP_IOREG_gc;

CLKCTRL.MCLKCTRLA = CLKCTRL_CLKSEL_OSCULP32K_gc;
```

3. **Wait for the clock switch process to complete** - The following code snippet will demonstrate how to wait for the clock source switching process to finish.

```
while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm)
{
    ;
}
```

Configuring the Sleep Mode Operation

Sleep modes are used to shut down peripherals and clock domains in the device in order to save power. The Sleep Controller (SLPCTRL) controls and handles the transitions between Active and Sleep mode. Four modes are available: one Active mode in which software is executed, and three Sleep modes. The available Sleep modes are: Idle, Standby, and Power-Down mode.

The interrupts are used to wake the device from Sleep. The available interrupt wake-up sources depend on the configured Sleep mode. When an interrupt occurs, the device will wake up and execute the interrupt service routine before continuing normal program execution from the first instruction following the SLEEP instruction.

Figure 5-1. SLPCTRL.CTRLA Register

Bit	7	6	5	4	3	2	1	0
						SMODE[1:0]		SEN
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

bits 2:1 SMODE[1:0]: Sleep Mode bits

Writing these bits selects the sleep mode entered when the Sleep Enable bit (SEN) is written to '1' and the `SLEEP` instruction is executed.

Value	Name	Description
0x0	IDLE	Idle Sleep mode enabled
0x1	STANDBY	Standby Sleep mode enabled
0x2	PDOWN	Power-Down Sleep mode enabled
other	-	Reserved

bit 0 SEN: Sleep Enable bit

This bit must be written to '1' before the `SLEEP` instruction is executed to make the MCU enter the selected Sleep mode.

The TCB module can run while the microcontroller is in Standby Sleep mode. The Power-Down Sleep mode disables TCB completely.

For the purpose of this use case, the ATmega4809 microcontroller will be configured to enter Sleep in Standby Sleep mode. Entering Sleep must also be enabled. The following code enables the Sleep operation and configures the ATmega4809 microcontroller to enter Standby Sleep mode when `SLEEP` instruction is executed.

```
SLPCTRL.CTRLA = SLPCTRL_SMODE_gm | SLPCTRL_SMODE_STDBY_gc;
```

Configuring TCB in Periodic Interrupt Mode

The following configuration must be made to the registers:

- TCBn.CCMP
- TCBn.CTRLA

The TCB Capture/Compare register must be loaded with a comparison value which will trigger an interrupt. For the purpose of this document, a value of one second for the periodic interrupt has been chosen. With an input frequency of 32.768 Hz, the 16-bit counter will make a complete cycle in two seconds (the maximum value of a 16-bit number is 65.535). Since the maximum value the 16-bit TCB counter can achieve is 65.535 for the 2-second maximum period, the CCMP register must be loaded with half of the maximum value – 32.768 (0x7FFF). The following code snippet loads the TCB0.CCMP register with 0x7FFF:

```
TCB0.CCMP = 0x7fff;
```

Figure 5-2. TCBn.CTRLA Register Configuration

Bit	7	6	5	4	3	2	1	0
		RUNSTDBY		SYNCUPD		CLKSEL[1:0]		ENABLE
Access		R/W		R/W		R/W	R/W	R/W
Reset		0		0		0	0	0

bit 6 RUNSTDBY: Run in Standby bit

Writing a '1' to this bit will enable the peripheral to run in Standby Sleep mode. Not applicable when CLKSEL is set to 0x2 (CLK_TCA).

Prescaling is not needed, so the divider value will be '0'. Also, the timer must be enabled. In order for the TCB to still generate an interrupt while in Standby Sleep mode, the RUNSTDBY bit must also be enabled. The following code snippet sets the clock divider to '0' (no prescaling), enables the timer and allows the timer to run in Standby Sleep mode:

```
TCB0.CTRLA = TCB_CLKSEL_CLKDIV1_gc | TCB_ENABLE_bm | TCB_RUNSTDBY_bm;
```

In order to trigger a periodic interrupt, the CAPT bit of the TCB0.INTCTRL register must be enabled. The following code snippet enables the interrupt:

```
TCB0.INTCTRL = TCB_CAPT_bm;
```

Note:

1. The global interrupts must be also enabled. This can be done at a later step in the software program.
2. All operations are halted in Power-Down Sleep mode.

Configuring a pin as output for visualizing interrupt occurrence

To visualize the periodic interrupt occurrence, the PB5 pin will be configured in output mode. The following code sets PB5 as output low.

```
PORTB_DIR |= PIN5_bm;
PORTB_OUT |= PIN5_bm;
```



View Code Example on GitHub
Click to browse repository



Tip: The full code example is also available in the [Appendix](#) section.

6. References

1. ATmega4809 product page: <https://www.microchip.com/wwwproducts/en/ATMEGA4809>
2. [megaAVR® 0-Series Manual](#) (DS40002015)
3. [ATmega3209/4809 - 48-pin Data Sheet megaAVR® 0-Series](#) (DS40002016)
4. ATmega4809 Xplained Pro web page: <https://www.microchip.com/developmenttools/ProductDetails/atmega4809-xpro>.

7. Appendix

Example 7-1. TCB 8-Bit PWM Mode Code Example

```
#include <avr/io.h>

#define TCB_CMP_EXAMPLE_VALUE    (0x80FF)

void CLOCK_init (void);
void PORT_init (void);
void TCB3_init (void);

void CLOCK_init (void)
{
    /* Enable writing to protected register */
    CPU_CCP = CCP_IOREG_gc;
    /* Enable Prescaler and set Prescaler Division to 64 */
    CLKCTRL.MCLKCTRLB = CLKCTRL_PDIV_64X_gc | CLKCTRL_PEN_bm;

    /* Enable writing to protected register */
    CPU_CCP = CCP_IOREG_gc;
    /* Select 32KHz Internal Ultra Low Power Oscillator (OSCULP32K) */
    CLKCTRL.MCLKCTRLA = CLKCTRL_CLKSEL_OSCULP32K_gc;

    /* Wait for system oscillator changing to finish */
    while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm)
    {
        ;
    }
}

void PORT_init (void)
{
    PORTB_DIR |= PIN5_bm;
    PORTB_OUT |= PIN5_bm;
}

void TCB3_init (void)
{
    /* Load CCMP register with the period and duty cycle of the PWM */
    TCB3.CCMP = TCB_CMP_EXAMPLE_VALUE;

    /* Enable TCB3 and Divide CLK_PER by 2 */
    TCB3.CTRLA |= TCB_ENABLE_bm;
    TCB3.CTRLA |= TCB_CLKSEL_CLKDIV2_gc;

    /* Enable Pin Output and configure TCB in 8-bit PWM mode */
    TCB3.CTRLB |= TCB_CCMPEN_bm;
    TCB3.CTRLB |= TCB_CNTMODE_PWM8_gc;
}

int main(void)
{
    CLOCK_init();
    PORT_init();
    TCB3_init();

    while (1)
    {
        ;
    }
}
```

Example 7-2. TCB Time-out Check Mode Code Example

```
#include <avr/io.h>
#include <avr/interrupt.h>
```

```

void CLOCK_init (void);
void PORT_init (void);
void EVENT_SYSTEM_init (void);
void TCB0_init (void);

void CLOCK_init (void)
{
    /* Enable writing to protected register */
    CPU_CCP = CCP_IOREG_gc;
    /* Disable CLK_PER Prescaler */
    CLKCTRL.MCLKCTRLB = 0 << CLKCTRL_PEN_bp;

    /* Enable writing to protected register */
    CPU_CCP = CCP_IOREG_gc;
    /* Select 32KHz Internal Ultra Low Power Oscillator (OSCULP32K) */
    CLKCTRL.MCLKCTRLA = CLKCTRL_CLKSEL_OSCULP32K_gc;

    /* Wait for system oscillator changing to finish */
    while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm)
    {
        ;
    }
}

void PORT_init (void)
{
    PORTB.DIR |= PIN5_bm; /* Configure PB5 as digital output */
    PORTB.OUT |= PIN5_bm; /* Set initial level of PB5 */
    PORTB.DIR &= ~PIN2_bm; /* Configure PB2 as digital input */
    PORTB.PIN2CTRL = PORT_PULLUPEN_bm; /* Enable the internal pullup */
}

void EVENT_SYSTEM_init (void)
{
    EVSYS.CHANNEL0 = EVSYS_GENERATOR_PORT1_PIN2_gc; /* Set Port 1 Pin 2 (PB2)
as input event*/
    EVSYS.USERTCB0 = EVSYS_CHANNEL_CHANNEL0_gc; /* Connect user to event
channel 0 */
}

void TCB0_init (void)
{
    /* Load the Compare or Capture register with the timeout value*/
    TCB0.CCMP = 0x7fff;

    /* Enable TCB and set CLK_PER divider to 1 (No Prescaling) */
    TCB0.CTRLA = TCB_CLKSEL_CLKDIV1_gc | TCB_ENABLE_bm;

    /* Configure TCB in Periodic Timeout mode */
    TCB0.CTRLB = TCB_CNTMODE_TIMEOUT_gc;

    /* Enable Capture or Timeout interrupt */
    TCB0.INTCTRL = TCB_CAPT_bm;

    /* Enable Event Input and Event Edge*/
    TCB0.EVCTRL = TCB_CAPTEI_bm | TCB_EDGE_bm;
}

ISR(TCB0_INT_vect)
{
    TCB0.INTFLAGS = TCB_CAPT_bm; /* Clear the interrupt flag */
    PORTB.IN = PIN5_bm; /* Toggle PB5 GPIO */
}

int main(void)
{
    CLOCK_init();
    PORT_init();
    EVENT_SYSTEM_init();
    TCB0_init();

    sei(); /* Enable Global Interrupts */

    while (1)
    {

```

```
    }  
};
```

Example 7-3. TCB Sleep Mode Operation Code Example

```
/**  
 * \file main.c  
 *  
 * \brief Main source file.  
 *  
 (c) 2018 Microchip Technology Inc. and its subsidiaries.  
  
 Subject to your compliance with these terms, you may use this software and  
 any derivatives exclusively with Microchip products. It is your  
 responsibility  
 to comply with third party license terms applicable to your use of third  
 party  
 software (including open source software) that may accompany Microchip  
 software.  
  
 THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER  
 EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, INCLUDING ANY  
 IMPLIED  
 WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A  
 PARTICULAR PURPOSE.  
  
 IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE,  
 INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND  
 WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS  
 BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE  
 FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN  
 ANY WAY RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF  
 ANY,  
 THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.  
 *  
 */  
  
#include <avr/io.h>  
#include <avr/interrupt.h>  
#include <avr/sleep.h>  
  
#define TCB_CMP_EXAMPLE_VALUE    (0x7fff)  
  
void CLOCK_init (void);  
void SLPCTRL_init (void);  
void PORT_init (void);  
void TCB0_init (void);  
  
void CLOCK_init (void)  
{  
    /* Enable writing to protected register */  
    CPU_CCP = CCP_IOREG_gc;  
    /* Disable CLK PER Prescaler */  
    CLKCTRL.MCLKCTRLB = 0 << CLKCTRL_PEN_bp;  
  
    /* Enable writing to protected register */  
    CPU_CCP = CCP_IOREG_gc;  
    /* Select 32KHz Internal Ultra Low Power Oscillator (OSCULP32K) */  
    CLKCTRL.MCLKCTRLA = CLKCTRL_CLKSEL_OSCULP32K_gc;  
  
    /* Wait for system oscillator changing to finish */  
    while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm)  
    {  
        ;  
    }  
}  
  
void SLPCTRL_init (void)  
{  
    /* Enable sleep mode and select Standby mode */
```

```
    SLPCTRL.CTRLA = SLPCTRL_SMODE_gm | SLPCTRL_SMODE_STDBY_gc;
}

void PORT_init (void)
{
    PORTB.DIR |= PIN5_bm; /* Configure PB5 as digital output */
    PORTB.OUT |= PIN5_bm; /* Set initial level of PB5 */
}

void TCB0_init (void)
{
    /* Load the Compare or Capture register with the timeout value*/
    TCB0.CCMP = TCB_CMP_EXAMPLE_VALUE;

    /* Enable TCB and set CLK_PER divider to 1 (No Prescaling) */
    TCB0.CTRLA = TCB_CLKSEL_CLKDIV1_gc | TCB_ENABLE_bm | TCB_RUNSTDBY_bm;

    /* Enable Capture or Timeout interrupt */
    TCB0.INTCTRL = TCB_CAPT_bm;
}

ISR(TCB0_INT_vect)
{
    TCB0.INTFLAGS = TCB_CAPT_bm; /* Clear the interrupt flag */
    PORTB.IN = PIN5_bm; /* Toggle PB5 GPIO */
}

int main(void)
{
    CLOCK_init();
    SLPCTRL_init();
    PORT_init();
    TCB0_init();

    sei(); /* Enable Global Interrupts */

    while (1)
    {
        sleep_mode();
    }
}
```


The Microchip Web Site

Microchip provides online support via our web site at <http://www.microchip.com/>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Customer Change Notification Service

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <http://www.microchip.com/>. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://www.microchip.com/support>

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.

- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Helder, JukeBlox, KeeLoq, Klear, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-3985-1

Quality Management System Certified by DNV

ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-67-3636 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820