{"payload":{"header_redesign_enabled":false,"results":[{"id":"548625064","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"nhasbun/lse_fiuba_clp","hl_trunc_description":"Trabajo Práctico Final - Circuitos Lógicos Programables - CESE - FIUBA","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":548625064,"name":"lse_fiuba_clp","owner_id":9024967,"owner_login":"nhasbun","updated_at":"2022-10-15T13:42:26.015Z","has_issues":true}},"sponsorable":false,"topics":["fpga","vhdl","rtl","cyclone","verilog","hdmi","vga","quartus","vga-controller","adv7513"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":76,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Anhasbun%252Flse_fiuba_clp%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/nhasbun/lse_fiuba_clp/star":{"post":"hsZdf86agVB74vD8wyKi7HGK-fS4OvaBaoCdjjC_DtRfaY5rOs3E1VKO_rcWctLK8Kd9GNNpG_HRntByC4RCcw"},"/nhasbun/lse_fiuba_clp/unstar":{"post":"okAwyMXVoEX0pPkDT_HTiXozv_q3oY_yWtEyg0czIW6jE2OZs3O708-RpNQci_36hRg0OtU-8EO6cMWsjA0FEg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"45Xn8XqS7VA9y9HD2OYBzF0AgcNiFkC5t4vf1yHY6cxmcGJDRQRUTC6BSZJa7yrVCQcBsTa-tUvcUmWEvAuo5Q"}}},"title":"Repository search results"}