
ISE establishes detailed engineering steps

The FPGA design flow includes circuit design input, functional simulation, design synthesis, post-synthesis simulation, design implementation, add constraints, post-route simulation and download, and debug. In general FPGA logic design, only the ISE design tool is needed. The following is an example of the simplest "LED street light", which explains the use of the ISE design tool and introduces the basic process of FPGA design based on ISE:


Step 1. Create a new project

Double-click the shortcut icon for the ISE desktop:



Or Start → All Programs → Open in Xilinx ISE Design Suite 12.4 → ISE Design Tools


Project Navigator. Open the following interface



We need to create a new project, so click on New Project. If it is already built before

Cheng, then we can choose Open Project. At the same time, the most recently used items are listed below, and we can also open them by double-clicking.

You can see the new project wizard shown below.



Then enter the project name in Name and the software will be in both Location and working


Create a new folder in the Directory with the same name as the project to hold all the files for the project. In Select the path where our project is stored in Location. Because we are using

Verilog HDL language, hence Source Type we choose

HDL, here we use the Verilog module as the top-level input, so choose HDL. Enter the project name

Led_water, the following dialog box appears after you choose to store it under D:\LAB. Click Next.

Step 2. Engineering pre-set



The screenshot shows the 'New Project Wizard' dialog box, specifically the 'Project Settings' step. The dialog has a title bar with a close button (X) and a back arrow. Below the title bar, the text 'New Project Wizard' is visible. The main area is titled 'Project Settings' and contains the instruction: 'Specify device and project properties. Select the device and design flow for the project'. Below this is a table with two columns: 'Property Name' and 'Value'. The table contains the following rows:

Property Name	Value
Product Category	All
Family	Spartan6
Device	XC6SLX9
Package	TQG144
Speed	-2
Top-Level Source Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	<input type="checkbox"/>
VHDL Source Analysis Standard	VHDL-200X
Enable Message Filtering	<input type="checkbox"/>

At the bottom of the dialog, there are three buttons: 'More Info', 'Next', and 'Cancel'. Red circles are drawn around the 'Family', 'Device', 'Package', and 'VHDL Source Analysis Standard' rows in the table.

In this step, the main settings of the FPGA device model, speed grade, synthesis tools and simulation tools are selected.

Choice, the rest of the general default can be. There are ALL and civilian grades in the Product Category.


General Purpose, Industrial Grade Automotive, Military Grade Military / HiReliability, Aviation Anti-radiation

Shooting Radiation Tolerant Five options, here choose the default ALL. Chip model selection spartan6 XC6SLX9 for development board, package TQG144, speed grade -2

If you are using other boards, please choose according to the actual situation.

The comprehensive tool selects the XST that comes with ISE. Here, the comprehensive tool and simulation tool can choose the third. Side tools such as the commonly used SynplifyPro and Modelsim.


The choice of Verilog standard, ISE default is VHDL-93, it can also be changed to VHDL-200X, English VHDL-200X standard coverage is wider than VHDL-93, some keywords of VHDL-200X are not recognized in VHDL-93. Click Next.



This window will display the summary of the new project. After checking, click Finish to complete the project creation.

Step 3. Add new HDL source files

The newly created project interface appears after the previous step is completed.



region 1 Used to manage various files included in the project; area 2 Used to control the progress of the project, integrated


/ Compile, place and route, generate bit Files, etc .; area 3 Is the code display area; area 4 Information is displayed


Display area and console, used to display various detailed information during the operation, Tcl Command input, etc.

In the area above 1 Right-click, New verilog File if the user already has Verilog

Source program, you can also right-click to add directly Verilog file. We choose new New

Source .





You can see the files that can be created IPcore , Schematic, Verilog , VHDL , Chipscope Wait

Wait, we are using Verilog Language, so choose Verilog Module ,in File name Lose

File name led_water , Click Next .

Next is to define the input and output interface of the module, as shown below. We generally work directly in a text editor

Enter, click here directly Next .

New Source Wizard

Define Module

Specify ports for module.

Module name


Port Name	Direction	Bus	MSB	LSB
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		

More Info

Next

Cancel


Click on the image below Finish , We have finished creating a new one Verilog Source file work.



First 4 Step. Write code

The newly created file has been opened at this time. In the code area, we see the module header comment and the module name. under

In one step, we need to write relevant code in the code area to achieve control led Function.



Enter the corresponding function code, as shown below. Double click Synthesize - XST Perform a comprehensive compilation and check

Check for errors in code writing

```
module led_water (led, clk); // Module name and port parameters end
```

```
output [7: 0] led; // output port definition
```

```
input clk; // input port definition, 50M clock
```

```
reg [7: 0] led; // The variable led_out is defined as a registered type Device
```

```
// reg [4: 0] led1; // The variable led_out is defined as a register type
```

```
reg [24: 0] counter; // The variable led_out is defined as a register type
```

```
// assign led = 8'b11111111;
```

```
always @ (posedge clk)
```

```
begin
```

```
    counter <= counter + 1;
```

```
    if (counter == 25'd25000000)
```

```
    begin
```

```
        led <= led << 1; // led is shifted to the left, and the free bits are automatically added with 0 complement bits
```

```
        counter <= 0; // Counter cleared to 0
```

```
    end if (led == 8'b0000_0000) // When the time critical point is reached, shift to the left one bit, until 8 bits
```


Change 0

```
led <= 8'b1111_1111; // The new assignment value is all 1,
```


```
end
```

```
end
```

```
endmodule
```



Prompt whether to save, obviously, Yes



After the compilation is complete, a green check mark or a yellow exclamation mark will appear behind the blue double arrow in front. If compiled

An error occurred during the process, which will stop halfway and display a red cross.

Green checkmark: It means that there are no warnings or errors during the comprehensive compilation process.

Yellow exclamation mark: it indicates that an alarm is generated during the comprehensive compilation process, you need to pay attention to whether the

Warning.

The red cross indicates that an error occurred during the comprehensive compilation process and the compilation is terminated.


First 5 Step. Create a new pin constraint file UCF

In this step, we need to create a new pin constraint file UCF To establish correspondence between codes and circuit boards

relationship. Refer to section 3 Step, or add a new file, we choose Implementation Constraints File ,

File name Input led_water (Same name as the top-level module). Click next → Finish Complete the binding

New creation.



Click on the pop-up window to confirm the information is correct Finish . The software will automatically open the constraint file for editing

Window, enter the following code and click save. Note that this part needs to be compared with the pin assignment table of the development board, one by one distribution.

```
NET "clk" LOC = P55;
```

```
NET "led <0>" LOC = P92;
```

```
NET "led <1>" LOC = P88;
```

```
NET "led <2>" LOC = P87;
```

```
NET "led <3>" LOC = P85;
```

```
NET "led <4>" LOC = P84;
```


```
NET "led <5>" LOC = P83;
```

```
NET "led <6>" LOC = P82;
```

```
NET "led <7>" LOC = P81;
```

Constraint files can also be selected by selecting User Constraints → I / O Pin Planning


start up PlanAhead To add the generation through the graphical interface.




First 6 Step. Property settings

After the constraint file is added, the attribute setting is required. in Generate Programming File on

Click the right mouse button and select Process Properties Option to set properties.



The property setting interface is as follows,



(1) First choose Advanced Mode, so look at it to see more configuration items.

(2) Then we choose Configuration Option , We choose the default value for other content

So.

(3) Configuration rate Is the configuration SPI load FPGA When mirroring CCLK Clock frequency

Rate, the default is 2MHz ,

We generally choose 16MHz , So that the loading speed will be faster.

(4) select SPI Flash Bit width, you can choose 1/2/4 ,select 1 .

Click after configuring as shown OK , That is configured to generate bit Mode. Double click Generate

Programming File Let the software complete functions such as place and route, and regenerate the ones defined by the new bit Text

Pieces.

