

Chapter 3

Combinational Logic

Design

M. Morris Mano, Charles R. Kime. (2015). *Logic and computer design fundamentals* (5th ed.). Pearson.



Contents

1. Combinational Functional Blocks
2. Rudimentary Logic Functions
3. Decoding
4. Encoding
5. Selecting



Contents

6. Iterative Combinational Circuits

7. Binary Adders

8. Binary Subtraction

9. Binary Adder-Subtractor

1. Combinational Functional Blocks

- Corresponding to each of the functions is a combinational circuit implementation called a *functional block*.
- In the past, functional blocks were packaged as small-scale-integrated (SSI), medium-scale integrated (MSI), and large-scale-integrated (LSI) circuits.
- Today, they are often simply implemented within a very-large-scale-integrated (VLSI) circuit.


2. Rudimentary Logic Functions

- Functions of a single variable X
 - Four different functions are possible

□ **TABLE 3-1**
Functions of One Variable

X	$F = 0$	$F = X$	$F = \bar{X}$	$F = 1$
0	0	0	1	1
1	0	1	0	1


Value fixing *Transferring* *Inverting* *Value fixing*



□ **FIGURE 3-7**
Implementation of Functions of a Single Variable X

Multiple-bit Rudimentary Functions

- Multiple-bit functions as vectors of single-bit functions
- We can order the four functions with F_3 as the most significant bit and F_0 the least significant bit, providing the vector $F = (F_3, F_2, F_1, F_0)$.
- Suppose that F consists of rudimentary functions $F_3 = 0$, $F_2 = 1$, $F_1 = A$, and $F_0 = \overline{A}$. Then we can write F as the vector $(0, 1, A, \overline{A})$.




A wide line is used to represent a bus which is a vector signal.

FIGURE 3-8
 Implementation of Multibit Rudimentary Functions

Multiple-bit Rudimentary Functions

- In (b) of the example, $F = (F_3, F_2, F_1, F_0)$ is a bus.

- The bus can be split into individual bits as shown in (b)
- Sets of bits can be split from the bus as shown in (c) for bits 2 and 1 of F .
- The sets of bits need not be continuous as shown in (d) for bits 3, 1, and 0 of F .



□ **FIGURE 3-8**
Implementation of Multibit Rudimentary Functions

Enabling

- *Enabling* permits an input signal to pass through to an output.
- *Disabling* blocks an input signal from passing through to an output, replacing it with a fixed value.
 - The value on the output when it is disabled can be Hi-Z, 0, or 1. (disabled value)





Figure (a) : Disabled value is 0

If EN is 1, the input X reaches the output (enabled).

If EN is 0 (disabled), the output is fixed at 0.

Figure (b) : Disabled value is 1

If EN is 1, the input X reaches the output (enabled).

If EN is 0 (disabled), the output is fixed at 1.

FIGURE 3-10
Enabling Circuits

Enabling

- Example 3-5. **Car Electrical Control using Enabling**

- The problem: In most automobiles, the lights, radio, and power windows operate only if the ignition switch is turned on. In this case, the ignition switch acts as an “enabling” signal. Suppose that we model this automotive subsystem using the following variables and definitions:
- Input Switches (inputs)
 - Ignition switch IG: Value 0 if off and value 1 if on
 - Light switch LS: Value 0 if off and value 1 if on
 - Radio switch RS: Value 0 if off and value 1 if on
 - Power window switch WS: Value 0 if off and value 1 if on
- Accessory Control (outputs)
 - Lights L: Value 0 if off and value 1 if on
 - Radio R: Value 0 if off and value 1 if on
 - Power windows W: Value 0 if off and value 1 if on

□ **TABLE 3-3**
Truth Table For Enabling Application


Input Switches				Accessory Control		
IS	LS	RS	WS	L	R	W
0	X	X	X	0	0	0
1	0	0	0	0	0	0
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	0	1	1
1	1	0	0	1	0	0
1	1	0	1	1	0	1
1	1	1	0	1	1	0
1	1	1	1	1	1	1

3. Decoding

- Decoding is the conversion of an n -bit input code to an m -bit output code with $n \leq m \leq 2^n$, such that each valid input code word produces **a unique output code**.
- Circuits that perform decoding are called *decoders*.
- **1-to-2-Line Decoder**

A	D ₀	D ₁
0	1	0
1	0	1

(a)




(b)

□ **FIGURE 3-12**
A 1-to-2-Line Decoder

3. Decoding

- **2-to-4-Line Decoder**

A_1	A_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1




**Note that the 2-4-line decoder
made up of 2 1-to-2-line
decoders and 4 AND gates.**

3. Decoding

- **3-to-8-Line Decoder**


A ₂	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



Decoder and Enabling Combinations

- See truth table below for function
 - Note use of X's to denote both 0 and 1
 - Combination containing two X's represent four binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 4 outputs
 - In this case, called a *demultiplexer*

EN	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1



100%

The diagram shows a 4-to-1 multiplexer implemented with two 3-input AND gates and two 2-input OR gates. The inputs are EN (enable), A_1 , and A_0 . The outputs are D_0 , D_1 , D_2 , and D_3 . The internal signals are labeled in red: $A1_n$ (output of the first 3-input AND gate), $A0_n$ (output of the second 3-input AND gate), $N0$, $N1$, $N2$, and $N3$ (outputs of the two 2-input OR gates).

```
module decoder_2_to_4_st_v (EN, A0, A1, D0, D1, D2, D3);
    input EN, A0, A1;
    output D0, D1, D2, D3;
```


not

and

endmodule

Dataflow Verilog Description of 2-to-4-Line Decoder

EN	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1



```
// 2-to-4-Line Decoder with Enable: Dataflow Verilog Desc.  
// (See Example 3-16 for logic diagram)
```

```
module decoder_2_to_4_df_v(EN, A0, A1, D0, D1, D2, D3);  
    input EN, A0, A1;  
    output D0, D1, D2, D3;  
  
    assign D0 = EN & ~A1 & ~A0;  
    assign D1 = EN & ~A1 & A0;  
    assign D2 = EN & A1 & ~A0;  
    assign D3 = EN & A1 & A0;  
  
endmodule
```

Decoder-Based Combinational Circuits

- Since any Boolean function can be expressed as a sum of minterms, one can use a decoder to generate the minterms and combine them with an external OR gate to form a sum-of-minterms implementation.
- In this way, any combinational circuit with n inputs and m outputs can be implemented with an n -to- 2^n -line decoder and m OR gates.


Decoder-Based Combinational Circuits

- For example: Decoder and Or-gate implementation of a Binary Adder Bit

□ **TABLE 3-4**

Truth Table for 1-Bit Binary Adder

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



□ **FIGURE 3-21**

Implementing a Binary Adder Using a Decoder

4. Encoding

- An encoder is a digital function that performs the inverse operation of a decoder.
- An encoder has 2^n (or fewer) input lines and n output lines. The output lines generate the binary code corresponding to the input value.

4. Encoding

- An example of an encoder is the octal-to-binary encoder.

□ **TABLE 3-5**
Truth Table for Octal-to-Binary Encoder

Inputs								Outputs		
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A ₂	A ₁	A ₀
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

$$A_0 = D_1 + D_3 + D_5 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$

Priority Encoder

- A priority encoder is a combinational circuit that implements a priority function.
- The operation of the priority encoder is such that if two or more inputs are equal to 1 at the same time, the input having the highest priority takes precedence.
- The valid output designated by V is set to 1 only when one or more of the inputs are equal to 1.

□ **TABLE 3-6**
Truth Table of Priority Encoder

Inputs				Outputs		
D ₃	D ₂	D ₁	D ₀	A ₁	A ₀	V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

Among the 1s that appear, it selects the **most significant input position**.

5. Selecting

- Selecting of data or information is a critical function in digital systems and computers
- Circuits that perform selecting have:
 - A set of information inputs from which the selection is made
 - A single output
 - A set of control lines for making the selection
- Logic circuits that perform selecting are called *multiplexer*.
Selecting can also be done by three-state logic or transmission gates.

Multiplexers

- A multiplexer is a combinational circuit that selects binary information from one of many input lines and directs the information to a single output line.
- The selection of a particular input line is controlled by a set of input variables, called *selection inputs*.
- Normally, there are 2^n input lines and n selection inputs whose bit combinations determine which input is selected.


2-to-1-Line Multiplexer

- The single selection variable S has two values: ($n = 1$)

- $S = 0$ selects input I_0
- $S = 1$ selects input I_1

- The equation:

$$Y = \overline{S}I_0 + SI_1$$




□ **TABLE 3-7**
Truth Table for 2-to-1-Line Multiplexer

S	I_0	I_1	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

2-to-1-Line Multiplexer

- The single selection variable S has two values: ($n = 1$)
 - $S = 0$ selects input I_0
 - $S = 1$ selects input I_1
- The equation:

$$Y = \overline{S}I_0 + SI_1$$




2^n -to-1-Line Multiplexer


- In general, for an 2^n -to-1-line multiplexer:
 - n -to- 2^n -line decoder
 - $2^n \times 2$ AND-OR

4-to-1-Line Multiplexer

- 2-to- 2^2 -line decoder
- $2^2 \times 2$ AND-OR



Structural Verilog Description for a 4-to-1-Line Multiplexer



```
// 4-to-1-Line Multiplexer: Structural Verilog Description
// (See Figure 3-25 for logic diagram)
module multiplexer_4_to_1_st_v(S, I, Y);
    input [1:0] S;
    input [3:0] I;
    output Y;

    wire [1:0] not_S;
    wire [0:3] D, N;


    not
        gn0(not_S[0], S[0]),
        gn1(not_S[1], S[1]);

    and
        g0(D[0], not_S[1], not_S[0]),
        g1(D[1], not_S[1], S[0]),
        g2(D[2], S[1], not_S[0]),
        g3(D[3], S[1], S[0]);
    g0(N[0], D[0], I[0]),
    g1(N[1], D[1], I[1]),
    g2(N[2], D[2], I[2]),
    g3(N[3], D[3], I[3]);

    or go(Y, N[0], N[1], N[2], N[3]);

endmodule
```

Dataflow Verilog Description for a 4-to-1-Line Multiplexer



```
// 4-to-1-Line Multiplexer: Dataflow Verilog Description
// (See Table 3-8 for function table)
module multiplexer_4_to_1_tf_v(S, I, Y);
    input [1:0] S;
    input [3:0] I;
    output Y;

    assign Y = S[1] ? (S[0] ? I[3] : I[2]) :
               (S[0] ? I[1] : I[0]);
endmodule
```

6. Iterative Combinational Circuits

- Arithmetic functions
 - Operate on binary vectors
 - Use the same subfunction in each bit position
- Can design functional block for subfunction and repeat to obtain functional block for overall function
 - Cell - subfunction block
 - Iterative array - a array of interconnected cells
- An iterative array can be in a single dimension (1D) or multiple dimensions

6. Iterative Combinational Circuits




FIGURE 3-39
Block Diagram of an Iterative Circuit

6. Binary Adders

- Half-Adder (HA) is an arithmetic circuit that generates the sum of two binary digits.
 - The circuit has two inputs and two outputs.
- Full-Adder (FA) is a combinational circuit that forms the arithmetic sum of three input bits.
 - The circuit has three inputs and two outputs.
- Ripple Carry Adder, an iterative array to perform binary addition.


Half Adder

- A half adder is an arithmetic circuit that generates the sum of two binary digits. The circuit has two inputs and two outputs.
 - We assign the symbols X and Y to the two inputs and S (for "sum") and C (for "carry") to the outputs.

X	0	0	1	1
+ Y	+ 0	+ 1	+ 0	+ 1
C S	0 0	0 1	0 1	1 0

Half Adder

X	0	0	1	1
+ Y	+ 0	+ 1	+ 0	+ 1
CS	00	01	01	10



$$S = \bar{X}Y + X\bar{Y} = X \oplus Y$$

$$C = XY$$

TABLE 3-11
Truth Table of Half Adder

Inputs		Outputs	
X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

S		Y	
		0	1
X	0		1
	1	1	

C		Y	
		0	1
X	0		
	1		1

K-Maps

FIGURE 3-40
Logic Diagram of Half Adder

Full Adder

- A full adder is similar to a half adder, but includes a **carry-in bit from lower stages**. Like the half-adder, it computes a sum bit, S and a carry bit, C.

- For a carry-in Z of 0

Z	0	0	0	0
X	0	0	1	1
<u>+Y</u>	<u>+0</u>	<u>+1</u>	<u>+0</u>	<u>+1</u>
C S	0 0	0 1	0 1	1 0

- For a carry-in Z of 1

Z	1	1	1	1
X	0	0	1	1
<u>+Y</u>	<u>+0</u>	<u>+1</u>	<u>+0</u>	<u>+1</u>
C S	0 1	1 0	1 0	1 1

Full Adder

Z	0	0	0	0
X	0	0	1	1
+Y	+0	+1	+0	+1
CS	00	01	01	10


Z	1	1	1	1
X	0	0	1	1
+Y	+0	+1	+0	+1
CS	01	10	10	11

□ **TABLE 3-12**
Truth Table of Full Adder

Inputs			Outputs	
X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

S		YZ			
		00	01	11	10
X	0		1		1
	1	1		1	

C		YZ			
		00	01	11	10
X	0			1	
	1		1	1	1



$$S = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + XYZ$$

$$= X \oplus Y \oplus Z$$


$$C = XY + XZ + YZ$$

$$= XY + Z(X\bar{Y} + \bar{X}Y)$$

$$= XY + Z(X \oplus Y)$$

Binary Ripple Carry Adder


- Example: 4-bit ripple carry adder
 - A four-bit Ripple Carry Adder made from four 1-bit Full Adders





□ **FIGURE 3-43**
4-Bit Ripple Carry Adder

Description	Subscript 3 2 1 0	Name
Carry In	0 1 1 0	C _i
Augend	1 0 1 1	A _i
Addend	<u>0 0 1 1</u>	B _i
Sum	1 1 1 0	S _i
Carry out	0 0 1 1	C _{i+1}

Input carry
Augend A
Addend B
Sum S
Output carry



full_adder



8. Binary Subtraction

- Unsigned numbers are all positive integers including zero.
- $M - N$
 1. Subtract the subtrahend N from the minuend M ; result is n bits
 2. If no end borrow occurs, then $M \geq N$, and the result is a non-negative number and correct.
 3. If an end borrow occurs, then $N > M$, and the difference $M - N + 2^n$, is subtracted from 2^n , and a minus sign is appended to the result.
- Subtraction of a binary number from 2^n to obtain an n -digit result is called taking the 2s complement of the number. So in step 3, we are taking the 2s complement of the difference $M - N + 2^n$.

8. Binary Subtraction

•	0		1		End Borrow
	1001		0100		
-	0111		- 0111		
	<hr/>		<hr/>		
	00010		1101		
		Step 3			
			10000		
			- 1101		
			<hr/>		
			(-) 0011		

Complements

- There are two types of complements for each base- r system: *the radix complement*, and the *diminished radix complement*.
- Diminished Radix Complement of N
 - $(r - 1)$'s complement for radix r
 - 1's complement for radix 2
 - Defined as $(r^n - 1) - N$
 - Obtained by complementing each individual bit (bitwise NOT).
- Radix Complement
 - r 's complement for radix r
 - 2's complement in binary
 - Defined as $r^n - N$
 - Is the 1's complement plus 1, a fact that can be used in designing hardware

Unsigned Subtraction with 2's Complement

- The subtraction of two n -digit unsigned numbers, $M - N$, in binary can be done as follows:
 1. Add the 2s complement of the subtrahend N to the minuend M . This performs $M + (2^n - N) = M - N + 2^n$.
 2. If $M \geq N$, the sum produces an end carry, 2^n . Discard the end carry, leaving result $M - N$.
 3. If $M < N$, the sum does not produce an end carry, since it is equal to $2^n - (N - M)$, the 2s complement of $N - M$. Perform a correction, taking the 2s complement of the sum and placing a minus sign in front to obtain the result $-(N - M)$.

Unsigned Subtraction with 2's Complement



- Find $01010100_2 - 01000011_2$

$$\begin{array}{r} \text{Carry } \mathbf{1} \\ 01010100 \\ - 01000011 \\ \hline \end{array} \xrightarrow{\text{2's complement}} \begin{array}{r} 01010100 \\ + 10111101 \\ \hline 00010001 \end{array}$$

- The carry of 1 indicates that no correction of the result is required.

Unsigned Subtraction with 2's Complement

- Find $01000011_2 - 01010100_2$

		Carry	0	
	01000011			01000011
-	<u>01010100</u>	2's complement 	+	<u>10101100</u>
				11101111
				2's complement  00010001

- The carry of 0 indicates that a correction of the result is required.
- The result: -00010001

Signed Integers

- Positive numbers and zero can be represented by unsigned n -digit, radix r numbers. We need a representation for negative numbers.
- To represent a sign (+ or -) we need exactly one more bit of information (1 binary digit gives $2^1 = 2$ elements which is exactly what is needed).
- Since computers use binary numbers, by convention, the most significant bit is interpreted as a sign bit:
- $$s \ a_{n-2} \ \dots \ a_2 a_1 a_0$$
where:
 - $s = 0$ for Positive numbers
 - $s = 1$ for Negative numbers
 - and $a_i = 0$ or 1 represent the magnitude in some form.

Signed Integers

- **Signed-Magnitude** – here the $n - 1$ digits are interpreted as a positive magnitude.
- **Signed-Complement** – here the digits are interpreted as the rest of the complement of the number. There are two possibilities here:
 - Signed 1's Complement
 - Uses 1's Complement Arithmetic
 - **Signed 2's Complement**
 - **Uses 2's Complement Arithmetic**

Signed Integers

- $r = 2, n = 3$
- We need a sign bit with 2's complements to distinguish between positive and negative numbers.

Number	Sign-Mag.	2's Comp.
+3	011	011
+2	010	010
+1	001	001
+0	000	000
-0	100	---
-1	101	111
-2	110	110
-3	111	101
-4	---	100

Signed 2's Complement Arithmetic

- Addition:
 1. Add the numbers including the sign bits, discarding a carry out of the sign bits
 2. **If the sign bits were the same for both numbers and the sign of the result is different, an overflow has occurred.**
 3. The sign of the result is computed in step 1.
- Subtraction:
 - Take the 2's complement of the subtrahend (including the sign bit) and **add** it to the minuend (including the sign bit). A carry out of the sign bit position is discarded.


Signed 2's Complement Arithmetic

- Example 1:
$$\begin{array}{r} 1101 \quad (-3) \\ + 0011 \quad (+3) \\ \hline 0000 \end{array}$$

- Example 2:
$$\begin{array}{r} 1101 \quad (-3) \\ - 0011 \quad (+3) \end{array} \xrightarrow{\text{2's comp.}} \begin{array}{r} 1101 \quad (-3) \\ + 1101 \quad (-3) \\ \hline 1010 \quad (-6) \end{array}$$

2's Complement Adder/Subtractor

- Subtraction can be done by addition of the 2's complement.
 - 1. Complement each bit (1's Complement.)
 - 2. Add 1 to the result.
- The circuit shown computes $A + B$ and $A - B$:
 - For $S = 1$, subtract, the 2's complement of B is formed by using XORs to form the 1's comp and adding the 1 applied to C_0 .
 - For $S = 0$, add, B is passed through unchanged



Overflow Detection

- Overflow occurs if $n + 1$ bits are required to contain the result from an n -bit addition or subtraction
- Unsigned numbers
 - When two unsigned numbers are added, an overflow is detected from the end carry out of the most significant position. In unsigned subtraction, the magnitude of the result is always equal to or smaller than the larger of the original numbers, making overflow impossible.
- Signed Numbers
 - Overflow can occur for:
 - Addition of two operands with the same sign
 - Subtraction of operands with different signs

Overflow Detection

- Examples: 8-bit signed numbers

Overflow

	Carries: 01
+70	01000110
+80	01010000
<hr/>	<hr/>
+150	10010110

Overflow

	Carries: 10
-70	10111010
-80	10110000
<hr/>	<hr/>
-150	01101010

- An overflow condition can be detected by observing the carry into the sign bit position and the carry out of the sign bit position. If these two carries are not equal, an overflow has occurred.

If $V = 0$ after a signed addition or subtraction, it indicates that no overflow has occurred and the result is correct. If $V = 1$, then an overflow has occurred.




FIGURE 3-46
Overflow Detection Logic for Addition and Subtraction

Verilog HDL Models of Adders

```

1  ripple_carry_adder_4_v.v
2  // 4-bit Adder: Hierarchical Dataflow/Structural
3  // (See Figures 3-42 and 3-43 for logic diagrams
4  module half_adder_v(x, y, s, c);
5      input x, y;
6      output s, c;
7
8      assign s = x ^ y;
9      assign c = x & y;
10 endmodule
11
12 module full_adder_v(x, y, z, s, c);
13     input x, y, z;
14     output s, c;
15     wire hs, hc, tc;
16
17     half_adder_v HA1(x, y, hs, hc),
18                 HA2(hs, z, s, tc);
19     assign c = tc | hc;
20 endmodule
21
22 module ripple_carry_adder_4_v(B, A, c0, S, c4);
23     input [3:0] B, A;
24     input c0;
25     output [3:0] S;
26     output c4;
27     wire [3:1] c;
28
29     full_adder_v Bit0(B[0], A[0], c0, S[0], c[1]),
30                Bit1(B[1], A[1], c[1], S[1], c[2]),
31                Bit2(B[2], A[2], c[2], S[2], c[3]),
32                Bit3(B[3], A[3], c[3], S[3], c4);
33 endmodule

```




FIGURE 3-42
Logic Diagram of Full Adder





FIGURE 3-43
4-Bit Ripple Carry Adder

Behavioral Verilog for a 4-Bit Ripple Carry Adder

- The + represents addition and the {} represents an operation called *concatenation*.
- The operation + performed on wire data types is **unsigned**.
- Concatenation combines two signals into a single signal having its number of bits equal to the sum of the number of bits in the original signals.
 - In the example, {C4,S} represents the signal vector
C4 S[3] S[2] S[1] S[0]
with $1 + 4 = 5$ signals.
 - Note that C4, which appears on the left in the concatenation expression, appears on the left in the signal listing



```
1 // 4-bit Adder: Behavioral Verilog Description
2 module adder_4_b_v(A, B, C0, S, C4);
3     input[3:0] A, B;
4     input C0;
5     output[3:0] S;
6     output C4;
7
8     assign {C4, S} = A + B + C0;
9 endmodule
```