

## Laboratory 3 (100 Points)

### Assignment 1 (20 Points)

Design a logic diagram and write a Verilog program to implement 4-bit ripple carry adder.

1. Design a logic diagram for a full adder.

**TABLE 3-12**  
**Truth Table of Full Adder**

					Inputs			Outputs	
					X	Y	Z	C	S
Z	0	0	0	0	0	0	0	0	0
X	0	0	1	1	0	0	1	0	1
+Y	+0	+1	+0	+1	0	1	0	0	1
CS	00	01	01	10	0	1	1	1	0
Z	1	1	1	1	1	0	0	0	1
X	0	0	1	1	1	0	1	0	1
+Y	+0	+1	+0	+1	1	0	0	0	1
CS	01	10	10	11	1	0	1	1	0
Z	1	1	1	1	1	1	0	1	0
X	0	0	1	1	1	1	1	1	0
+Y	+0	+1	+0	+1	1	1	0	1	0
CS	01	10	10	11	1	1	1	1	1

S		YZ			
		00	01	11	10
X	0		1		1
	1	1		1	

C		YZ			
		00	01	11	10
X	0			1	
	1		1	1	1

$$S = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + XYZ$$

$$= X \oplus Y \oplus Z$$

$$C = XY + XZ + YZ$$


$$= XY + Z(X\bar{Y} + \bar{X}Y)$$

$$= XY + Z(X \oplus Y)$$

35

a. Create a new project named **Adder**.


b. Add a new block diagram file (schematic file) named **full\_adder.bdf** into the project.





2. Create a symbol for the block diagram **full\_adder**.


- Make sure that the diagram **full\_adder** is currently open. Select

**File\Create/Update\Create Symbols File for Current File.**






3. Design a block diagram of 4-bit ripple carry adder named **ripple\_carry\_adder\_4.bdf** using **full\_adder** circuit created in the previous step.
- Insert **full\_adder** symbol:




- Design the 4-bit ripple carry adder block diagram




- Compile the design


4. Simulate the 4-bit ripple carry adder using waveform editor tool  
Test the adder with some input values.



5. Write a program in Verilog to implement 4-bit ripple carry adder:



**FIGURE 3-42**  
Logic Diagram of Full Adder



**FIGURE 3-43**  
4-Bit Ripple Carry Adder


```

1
2
3 // 4-bit Adder: Hierarchical Dataflow/Structural
4 // (See Figures 3-42 and 3-43 for logic diagrams)
5 module half_adder_v(x, y, s, c);
6     input x, y;
7     output s, c;
8
9     assign s = x ^ y;
10    assign c = x & y;
11 endmodule
12
13 module full_adder_v(x, y, z, s, c);
14     input x, y, z;
15     output s, c;
16     wire hs, hc, tc;
17
18     half_adder_v HA1(x, y, hs, hc),
19                 HA2(hs, z, s, tc);
20     assign c = tc | hc;
21 endmodule
22
23 module ripple_carry_adder_4_v(B, A, S, C4);
24     input [3:0] B, A;
25     output [3:0] S;
26     output C4;
27     wire [3:1] c;
28
29     full_adder_v Bit0(B[0], A[0], 1'b0, S[0], C[1]),
30                 Bit1(B[1], A[1], C[1], S[1], C[2]),
31                 Bit2(B[2], A[2], C[2], S[2], C[3]),
32                 Bit3(B[3], A[3], C[3], S[3], C4);
33 endmodule
34
35

```

Simulate the 4-bit ripple carry adder using waveform editor tool


Test the adder with some input values.



```

1
2 // Testbench for verilog 4-bit ripple carry adder
3
4 `timescale 1ns / 1ps
5 module testbench_ripple_carry_adder_4_v();
6     reg [3:0] A, B;
7     wire [3:0] S;
8     wire C4;
9
10    ripple_carry_adder_4_v dut(A, B, S, C4);
11    initial
12    begin
13        A = 4'b0010;
14        B = 4'b0000;
15        #10;
16        B = 4'b0001;
17        #10;
18        B = 4'b0010;
19        #10;
20        B = 4'b0011;
21        #10;
22        A = 4'b0011;
23    end
24 endmodule
25

```



### Assignment 2 (20 Points)

Design a logic diagram and write a Verilog program to implement 4-bit adder-subtractor.

### Assignment 3 (Problem 3.3) (20 Points)

Design a Gray code-to-BCD code converter that gives output code 1111 for all invalid input combinations. Assume that the Gray code sequence for decimal numbers 0 through 9 is 0000, 0001, 0011, 0010, 0110, 0111, 0101, 0100, 1100, and 1101. All other input combinations should be considered to be invalid.

a. Truth table

Decimal	Gray Code (Input)				BCD (Output)			
	A	B	C	D	X	Y	Z	W
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
3	0	0	1	0	0	0	1	1
2	0	0	1	1	0	0	1	0
7	0	1	0	0	0	1	1	1
6	0	1	0	1	0	1	1	0
4	0	1	1	0	0	1	0	0
5	0	1	1	1	0	1	0	1
Invalid	1	0	0	0	1	1	1	1
Invalid	1	0	0	1	1	1	1	1
Invalid	1	0	1	0	1	1	1	1
Invalid	1	0	1	1	1	1	1	1
8	1	1	0	0	1	0	0	0
9	1	1	0	1	1	0	0	1
Invalid	1	1	1	0	1	1	1	1
Invalid	1	1	1	1	1	1	1	1

### Assignment 4 (Problem 3.7) (20 Points)

Modified version

A traffic light control at a simple intersection uses a binary counter to produce the following sequence of combinations on lines A, B, C, and D: 0000, 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111. After 1111, the sequence repeats, beginning again with 0000, forever.

Each combination is present for 5 seconds before the next one appears. These lines drive combinational logic with outputs to lamps RNS (red—north/south), YNS (yellow—north/south), GNS (green—north/south), REW (red—east/west), YEW (yellow—east/west), and GEW (green—east/west). The lamp controlled by each output is ON for a 1 applied and OFF for a 0 applied. For a given direction, assume that green is on for 30 seconds, yellow for 5 seconds, and red for 45 seconds. (The red intervals overlap for 5 seconds.) Divide the 80 seconds available for the cycle through the 16 combinations into 16 intervals and determine which lamps should be lit in each interval based on expected driver behavior.

Assume that, for interval 0001, a change has just occurred and that RNS = 1, GEW = 1, and all other outputs are 0 (this means that the lamp EW begins GREEN for 30 seconds, the lamp NS is RED). Design the logic to produce the six outputs using AND, OR gates and inverters.

a. Truth table (modified version – yellow-highlighted text)

Inputs				Outputs					
A	B	C	D	RNS	YNS	GNS	REW	YEW	GEW
0	0	0	0	1	0	0	1	0	0
0	0	0	1	1	0	0	0	0	1
0	0	1	0	1	0	0	0	0	1
0	0	1	1	1	0	0	0	0	1
0	1	0	0	1	0	0	0	0	1
0	1	0	1	1	0	0	0	0	1
0	1	1	0	1	0	0	0	0	1
0	1	1	1	1	0	0	0	1	0
1	0	0	0	1	0	0	1	0	0
1	0	0	1	0	0	1	1	0	0
1	0	1	0	0	0	1	1	0	0
1	0	1	1	0	0	1	1	0	0
1	1	0	0	0	0	1	1	0	0
1	1	0	1	0	0	1	1	0	0
1	1	1	0	0	0	1	1	0	0
1	1	1	1	0	1	0	1	0	0

### Assignment 5 (Problem 3.8) (20 Points)

Design a combinational circuit that accepts a 3-bit number and generates a 6-bit binary number output equal to the square of the input

a. Truth table

Inputs			Outputs					
A	B	C	Y5	Y4	Y3	Y2	Y1	Y0
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1
0	1	0	0	0	0	1	0	0
0	1	1	0	0	1	0	0	1
1	0	0	0	1	0	0	0	0
1	0	1	0	1	1	0	0	1
1	1	0	1	0	0	1	0	0
1	1	1	1	1	0	0	0	1