Laboratory 2 (100 Points)

Assignment 1 (20 Points)

Implement a logic circuit for the two-bit comparator. This comparator has two two-bit inputs A (A = A_1A_0) and B (B = B_1B_0) and produces one output. The output should be 1 if A is greater than B, otherwise the output should be 0.

- a. Construct the truth table for the two-bit comparator
- b. Write the sum of product form of the function from the truth table.
- c. Simplify the function as much as possible
- d. Design a logic diagram for the simplified function
- e. Run the simulation of the logic diagram using Simulation Waveform Editor tool.
- f. Write a Verilog structural description (gate-entry modeling) for the simplified function
- g. Run the simulation of the Verilog code using Simulation Waveform Editor tool.
- h. Write a Verilog testbench for the Verilog code to test the model.

a. Construct the truth table for the two-bit comparator

					_
A1	Α0	B1	В0	A_greater_than_B	
0	0	0	0	0	
0	0	0	1	0	
0	0	1	0	0	
0	0	1	1	0	
0	1	0	0	1	A > B (A = 1, B = 0)
0	1	0	1	0	
0	1	1	0	0	
0	1	1	1	0	
1	0	0	0	1	A > B (A = 2, B = 0)
1	0	0	1	1	A > B (A = 2, B = 1)
1	0	1	0	0	
1	0	1	1	0	
1	1	0	0	1	A > B (A = 3, B = 0)
1	1	0	1	1	A > B (A = 3, B = 1)
1	1	1	0	1	A > B (A = 3, B = 2)
1	1	1	1	0	

b. Write the sum of product form of the function from the truth table.


A_greater_than_B = A1'A0B1'B0' + A1A0'B1'B0' + A1A0'B1'B0 + A1A0B1'B0' + A1A0B1'B0 + A1A0B1B0'

c. Simplify the function as much as possible


		B1B0				
		00	01	11	10	
A1A0	00					
	01	1				
ATAU	11	1	1		1	
	10	1	1			

 $A_greater_than_B = A0B1'B0' + A1A0B0' + A1B1'$

d. Design a logic diagram for the simplified function




e. Run the simulation of the logic diagram using Simulation Waveform Editor tool




f. Write a Verilog structural description (gate-entry modeling) for the simplified function

```
4
                  comparator greater than structural.v
                  🏥 🏥 | M M M M M
 4
       88 ∏
 1
 2
          module comparator_greater_than_structural(A, B, A_greater_than_B);
               input [1:0] A, B;
 4
5
              output A_greater_than_B;
wire B0_n, B1_n, and0_out, and1_out, and2_out;
 6
7
              not inv0(B0_n, B[0]);
not inv1(B1_n, B[1]);
 8
               and andO(andO_out, A[1], B1_n);
and andI(andI_out, A[1], A[0], BO_n);
and and2(and2_out, A[0], B1_n, BO_n);
or orO(A_greater_than_B, andO_out, andI_out, and2_out);
 9
10
11
12
13
          endmodule
14
```


Set the Verilog file as Top-Level Entity




g. Run the simulation of the Verilog code using Simulation Waveform Editor tool




B1, B0 in the truth table





g. Write a Verilog testbench for the Verilog code to test the model


- When you installed the Quartus Prime Lite software, ModelSim Intel FPGA Starter edition was installed. We need to configure the Quartus Prime Lite to use ModelSim.
- Go to **Tools\Options**:





- Write the Verilog testbench to test the module **comparator_greater_than_structural**:


```
comparator_testbench_verilog.v
     66 ♂ | 筆 雲 | m m² ៕ |
 2
        //Testbench for Verilog two-bit greater_than comparator
 3
 4
5
         `timescale 1ns / 1ps
        module comparator_testbench_verilog();
 6
7
            reg [1:0] A, B;
            wire dut_out;
 8
 9
            comparator_greater_than_structural dut(A, B, dut_out);
10
            initial
11
            begin
      $monitor("monitor: Value of A = %b, B = %b", A, B);
$display("display: Starting .... A = %b, B = %b", A, B);
12
13
14
15
                A = 2'b00; B = 2'b00;
#100; A = 2'b00; B = 2'b01;
                       A = 2'b00; B = 2'b10;
16
                #100;
                #100; A = 2'b00; B = 2'b11;
17
                #100; A = 2'b01; B = 2'b00;
18
                #100;
19
                             2 2 2
                       A =
                                b01; B = 2
                                              'b01;
                                b01;
                        A =
                                      B = 2
                                              b10;
20
21
22
23
24
                #100;
                                b01;
b10;
                #100;
                        A =
                                      B =
                                      B = 2'b00;
                        A =
                             2'b10;
                                      B = 2'b01;
                        A =
                             2'b10; B = 2'b10;
                             2'b10; B = 2'b11;
2'b11; B = 2'b00;
2'b11; B = 2'b01;
25
                #100;
                        Α
                          =
                #100;
26
27
                       A =
                #100; A = 2'b11; B = 2'b01;
#100; A = 2'b11; B = 2'b10;
#100; A = 2'b11; B = 2'b11;
28
29
30
                $display("display: Ending ..... A = %b, B = %b", A, B);
31
32
        endmodule
33
```


- Configure EDA Tool Settings for simulation



















- Compile and run simulation using ModelSim





Assignment 2 (20 Points)


Design a logic diagram for the following Boolean expressions and write a Verilog program using gate-level modeling and verify the waveform with its simplified Boolean expression (as much as possible) truth table.

a)
$$AB(C + D) + AB(C + D)'$$


b)
$$AB'C + B + BD' + ABD' + A'C$$

Assignment 3 (20 Points)

Write the Boolean expressions for the following a logic diagram and write a Verilog program using gate-level modeling for the expression. Then verify the waveform with its simplified Boolean expression (as much as possible) truth table.



(a)



(b)

Assignment 4 (20 Points)

Reduce the following expression in both SOP and POS forms using 3 variable K-map and design the logic diagram. Now write a Verilog program using gate-level modeling for these simplified Boolean expressions and verify them with their truth tables and waveforms.

```
a) Σ m(0, 2, 3, 4, 5, 6)b) Π M(0, 1, 2, 3, 4, 7)
```

Assignment 5 (20 Points)

Reduce the following expression in both SOP and POS forms using 4 variable K-map and design the logic diagram. Now write a Verilog program using gate-level modeling for these simplified Boolean expressions and verify them with their truth tables and waveforms.

```
a) Σ m(0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13)b) Π M(2, 8, 9, 10, 11, 12, 14)
```