

# MIXED-SIGNAL EDGE ACCELERATOR FOR REAL-TIME MMWAVE PLATFORM VIBRATION COMPENSATION

## DESIGNS AND TESTS DOCUMENTATION

To simulate the SPICE files, first source the `.bashrc` file in the top-level directory.

- `source caddy.bashrc`

This will use the ngspice version (33) already installed on the caddy. To run any of the spice files, simply call:

- `ngspice netlist_name.spice`


Note that the netlist file will include the `...commands.spice` file, so ngspice should be called on the netlist file itself. For instance, for the fully differential OTA, one would invoke:

- `ngspice diff_fold_casc_ota.spice`

Design space exploration and device characterization utilizes the following MATLAB scripts:

- `matlab_scripts/mosSKY130_characterization.m`
- `matlab_scripts/mosSKY130_gm_id_analysis.m`

These simply read in the generated characterization data files for the LVT/HVT NMOS and PMOS transistors in the Skywater 130 nm PDK (included in the MATLAB scripts repository directory) and generate plots illustrating the devices' key design characteristics (e.g.  $g_m/I_D$ ,  $f_T$ , etc.). They also form the basis for the table look-up design process implemented in `look_up.m`. Below are example characterization plots generated by `mosSKY130_gm_id_analysis.m`.



For the actual chip design, results can be visualized using the MATLAB script, *spice\_post\_process.m*. This script is divided into sections corresponding to the various design blocks, such that the user can choose which block to analyze on its own. Simply run the corresponding standalone section of the script. Note that the script references the file *load\_ngspice.m* and thus must be run in the same directory as this auxiliary helper script. For all analyses, path names may have to be updated to reflect the repository structure, since the scripts were simply run locally (not in the repository) during the design and debugging process.

For SPICE simulations, many of the *..commands* files include multiple analyses. Simply uncomment the selected analysis to be investigated. In many cases, different analysis require different sources (e.g. transient vs. AC analyses), and so the corrected input stimulus sources must also be commented/uncommented in the commands SPICE files. Likewise, the correct *.raw* output file name must also be commented/uncommented.

## I. Fully Differential Operational Transconductance Amplifier (OTA)

Schematic: *designs/diff\_fold\_casc\_ota.sch*

Symbol: *designs/diff\_fold\_casc\_ota.sym*

SPICE netlist: *simulations/diff\_fold\_casc\_ota.spice*

Simulations/tests file: *simulations/diff\_fold\_casc\_ota\_commands.spice*

- This file includes the parameter values for the final design.
- Used for all simulations except the transient step response.

Transient simulation schematic: *designs/diff\_ota\_tb.sch*

Transient simulation SPICE netlist: *simulations/diff\_ota\_tb.spice*

Transient simulation test file: *simulations/diff\_ota\_tb\_commands.spice*


- This file includes the appropriate parameter values.

Analysis: “Differential OTA/Op-Amp Analysis” section of *spice\_post\_process.m*.

Tests:


- a. Operating point simulation: performed in all of the control blocks.
- b. Single-point AC analysis: implemented in Control Block 1. Simply uncomment the AC analysis line. To analyze, ensure that the correct *.raw* file name is uncommented in the MATLAB script and that the AC analysis sweep Boolean is set to false.

Expected plot for  $v_{inCM} = v_{CMdes} = 1.0$  V:




- c. Input common-mode sweep AC analysis: implemented in Control Block 2. To analyze, ensure that the AC analysis sweep Boolean is set to true in the MATLAB script and that the file names are correct.

Expected plots:




- d. Noise analysis: implemented in Control Block 1. Simply comment out the noise analysis lines (mode 1 or mode 2). To analyze, ensure that the noise analysis Boolean is set to true (selects between the two noise analysis modes).

Expected noise spectrums:




- e. Temperature sweep AC analysis: implemented in Control Block 3. To analyze, ensure that the temperature sweep Boolean is set to true in the MATLAB script.

Expected plot:




- f. Supply sweep: implemented in Control Block 4. To analyze, ensure that the supply sweep Boolean is set to true in the MATLAB script.

Expected plot:



- g. Transient step response: implemented in the *diff\_ota\_tb\_commands.spice* file. To analyze, ensure that the transient analysis Boolean is set to true in the MATLAB script.

Expected plot:



Final specifications:

Specification	Design Target	Achieved
Open-loop gain	60 dB	~61 dB
Static closed-loop gain error	0.1%	0.25%
0.1% settling time	< 1 $\mu$ s	0.573 $\mu$ s
Output current	10 $\mu$ A	10 $\mu$ A
Input common-mode range	0.7 V - 1.5 V	0.6 V - 1.8 V
Bandwidth	5 kHz	~8.0 kHz
Total integrated output noise.	10 mV	14.8 mV
Phase margin	> 70 degrees	~74.5 degrees
PVT Robustness	✓	✓

## II. $G_m$ -C Filter Transconductor Stage

Schematic: *designs/gm\_c\_stage.sch*

Symbol: *designs/gm\_c\_stage.sym*

SPICE netlist: *simulations/gm\_c\_stage.spice*

Simulations/tests file: *simulations/gm\_c\_stage\_commands.spice*


- This file includes the parameter values for the final design.

Analysis: “Differential OTA/Op-Amp Analysis” section of *spice\_post\_process.m*.

Tests:


- Operating point simulation: performed in all of the control blocks.
- Single-point AC analysis: implemented in Control Block 1. Simply uncomment the AC analysis line. To analyze, ensure that the correct *.raw* file name is uncommented in the MATLAB script and that the AC analysis sweep Boolean is set to false.
- Input common-mode sweep AC analysis: implemented in Control Block 2. To analyze, ensure that the AC analysis sweep Boolean is set to true in the MATLAB script and that the file names are correct.

Expected plots:




- d. Noise analysis: implemented in Control Block 1. Simply comment out the noise analysis lines (mode 1 or mode 2). To analyze, ensure that the noise analysis Boolean is set to true (selects between the two noise analysis modes).

Expected noise spectrums:




- e. Temperature sweep AC analysis: implemented in Control Block 3. To analyze, ensure that the temperature sweep Boolean is set to true in the MATLAB script.

Expected plot:



- f. Supply sweep: implemented in Control Block 4. To analyze, ensure that the supply sweep Boolean is set to true in the MATLAB script.

Expected plot:



### Final specifications:

Specification	Design Target	Achieved
Open-loop gain	Not critical	~42 dB
Output current	~1 nA	1 nA
Input common-mode range	0.7 V - 1.5 V	0.4 V - 1.5 V
Unloaded bandwidth	1 kHz	~2.0 kHz
Total integrated output noise (up to 100 kHz).	10 mV	11.9 mV
Phase margin	> 70 degrees	~76 degrees
PVT Robustness	✓	✓

### **III. Input Amplifier/Single-Ended to Differential Converter**

Schematic: *designs/input\_amplifier.sch*

SPICE netlist: *simulations/input\_amplifier.spice*


Simulations/tests file: *simulations/input\_amplifier\_commands.spice*

- This file includes the parameter values for the final design.
- Analysis: “Input Amplifier Analysis” section of *spice\_post\_process.m*.

#### Tests:

- Operating point simulation.
- Transient simulation: to adjust the gain of the input amplifier simply vary the digital control signals *gain\_ctrl\_0* and *gain\_ctrl\_1*. The input common-mode range can also be adjusted in the commands SPICE file.
  - Gain 0.5 configuration: *gain\_ctrl\_0* = 0 and *gain\_ctrl\_1* = ‘vdd’.
  - Gain 1 configuration: *gain\_ctrl\_0* = ‘vdd’ and *gain\_ctrl\_1* = ‘vdd’.
  - Gain 2 configuration: *gain\_ctrl\_0* = 0 and *gain\_ctrl\_1* = 0.
  - Gain 4 configuration: *gain\_ctrl\_0* = ‘vdd’ and *gain\_ctrl\_1* = 0.

Expected plot for the gain 2 configuration:



### Final specifications:

The circuit met the requirements of a variable gain, single-ended to differential converter at the input of the chip.

## IV. Active Low-Pass $G_m$ -C Biquad Filter

Schematic: *designs/active\_lowpass\_filter.sch*

SPICE netlist: *simulations/active\_lowpass\_filter.spice*


Simulations/tests file: *simulations/active\_lowpass\_filter\_commands.spice*

- This file includes the parameter values for the final design.
- Analysis: “Active Low-Pass Filter Analysis” section of *spice\_post\_process.m*.

### Tests:


- Operating point simulation.
- Transient simulation: this simply illustrates the expected signal attenuation at frequencies past the cutoff frequency for the biquad filter. The frequency of the input signal can easily be adjusted in the commands SPICE file.

Expected plot for an input frequency of 5 GHz:



c. AC simulation: this provides information about the filter cutoff frequency.

Expected plot:



Final specifications:

The circuit met the requirements for a cutoff frequency less than 1 kHz with a roll-off of 40 dB typical of a biquad filter.

## V. Continuous-Time Comparator

Schematic: *designs/comparator.sch*

SPICE netlist: *simulations/comparator.spice*

Simulations/tests file: *simulations/comparator\_commands.spice*


- This file includes the parameter values for the final design.

Analysis: “Comparator Analysis” section of *spice\_post\_process.m*.

Tests:


- Operating point simulation.
- Transient simulation: this yields the switching response time for the comparator as well as the rise and fall times.

Expected plot:




- AC analysis: this verifies the expected high gain of the comparator.

Expected plot:



- d. DC analysis: this yields the input offset voltage of the continuous-time comparator.



#### Final specifications:

Specification	Design Target	Achieved
Open-loop gain	Very high	~100 dB
Input offset voltage	< 1 mV	~5 $\mu$ V
Bias current	10 $\mu$ A	10 $\mu$ A
Response time	< 1 $\mu$ s	~20 ns
10-90% rise/fall time	< 1 $\mu$ s	~1 ns

## VI. Single-Ended Output Operational Transconductance Amplifier (OTA)

Schematic: *designs/se\_fold\_casc\_wide\_swing\_opamp.sch*

Symbol: *designs/se\_fold\_casc\_wide\_swing\_opamp.sym*

SPICE netlist: *simulations/se\_fold\_casc\_wide\_swing\_opamp.spice*

Simulations/tests file: *simulations/se\_fold\_casc\_wide\_swing\_opamp\_commands.spice*

- This file includes the parameter values for the final design.
- Used for all simulations except the transient step response.

Transient simulation schematic: *designs/se\_ota\_tb.sch*

Transient simulation SPICE netlist: *simulations/se\_ota\_tb.spice*

Transient simulation test file: *simulations/se\_ota\_tb\_commands.spice*


- This file includes the appropriate parameter values.

Analysis: “Single-Ended OTA/Op-Amp Analysis” section of *spice\_post\_process.m*.

Tests:


- a. Operating point simulation.
- b. Single-point AC analysis: implemented in Control Block 1. Simply uncomment the AC analysis line. To analyze, ensure that the correct *.raw* file name is uncommented in the MATLAB script and that the AC analysis sweep Boolean is set to false.


Expected plot for  $v_{inCM} = 1.0$  V:



- c. Input common-mode sweep AC analysis: implemented in Control Block 2. To analyze, ensure that the AC analysis sweep Boolean is set to true in the MATLAB script and that the file names are correct.


Expected plots:






- d. Noise analysis: implemented in Control Block 1. Simply comment out the noise analysis lines (mode 1 or mode 2). To analyze, ensure that the noise analysis Boolean is set to true (selects between the two noise analysis modes).

Expected noise spectrums:




- e. Temperature sweep AC analysis: implemented in Control Block 3. To analyze, ensure that the temperature sweep Boolean is set to true in the MATLAB script.

Expected plot:




- f. Supply sweep: implemented in Control Block 4. To analyze, ensure that the supply sweep Boolean is set to true in the MATLAB script.

Expected plot:



- g. Transient step response: implemented in the *se\_ota\_tb\_commands.spice* file. To analyze, ensure that the transient analysis Boolean is set to true in the MATLAB script.

Expected plot:



### Final specifications:

Specification	Design Target	Achieved
Open-loop gain	60 dB	~60 dB
Static closed-loop gain error	1.00%	1.60%
0.1% settling time	< 10 $\mu$ s	1.852 $\mu$ s
Bias current	10 $\mu$ A	10 $\mu$ A
Input common-mode range	0.7 V - 1.4 V	0.7 V - 1.4 V
Bandwidth	1 kHz	~1.5 kHz
Total integrated output noise.	10 mV	15.6 mV
Phase margin	> 60 degrees	~60 degrees
PVT Robustness	✓	✓

## VII. Current-Starved Ring Oscillator

Schematic: *designs/cs\_ring\_osc\_tb.sch*

SPICE netlist: *simulations/cs\_ring\_osc\_tb.spice*

Simulations/tests file: *simulations/cs\_ring\_osc\_tb\_commands.spice*


- This file includes the parameter values for the final design.

Analysis: “Ring Oscillator Analysis” section of *spice\_post\_process.m*.

Tests:

- Operating point simulation.
- Transient simulation: this ensures a linear frequency range of at least 0.3 V for the applied control voltage. Ensure that the correct lower and upper bounds for the control voltage sweep are set in the both the commands SPICE file and the MATLAB analysis script. Also ensure that the *freq\_div* Boolean is set to false in order to select the correct input file set.

Expected plot of frequency as a function of control voltage:



Final specifications:

The circuit met the requirements for a linear frequency range of at least 0.3 V. As shown by that plot above, the frequency linearly increases for control voltages between 0.7 V and 1.0 V.

## VIII. Frequency Divider

Schematic: *designs/cs\_ring\_osc\_div.sch*

SPICE netlist: *simulations/cs\_ring\_osc\_div.spice*


Simulations/tests file: *simulations/cs\_ring\_osc\_div\_commands.spice*

- This file includes the parameter values for the final design.
- Analysis: “Ring Oscillator Analysis” section of *spice\_post\_process.m*.

### Tests:

- Operating point simulation.
- Transient simulation: this ensures that the output clock from the ring oscillator is divided down appropriately at each DFF stage. Ensure that the correct lower and upper bounds for the control voltage sweep are set in the both the commands SPICE file and the MATLAB analysis script. To run just a single control voltage simulation, set the two bounds equal to each other. Also ensure that the *freq\_div* Boolean is set to true in order to select the correct input file.

Expected plot:



### Final specifications:

The circuit met the requirements for frequency division.

## IX. Phase-Frequency Detector / Charge Pump / Low-Pass Filter

Schematic: *designs/pfd\_cp\_lpf\_test.sch*

SPICE netlist: *simulations/pfd\_cp\_lpf\_test.spice*


Simulations/tests file: *simulations/pfd\_cp\_lpf\_test\_commands.spice*

- This file includes the parameter values for the final design.  
Analysis: “PFD-CP-LPF Analysis” section of *spice\_post\_process.m*.

Tests:

- Operating point simulation.
- Transient simulation: this ensures that the correct integration takes place for a given set of A and B inputs to the phase-frequency detector.

Expected plot:



Final specifications:

The circuit met the target requirements, performing linear integration during the charging periods while maintaining a constant voltage during the static periods. Furthermore, the circuit works correctly down to an output voltage of 0.7 V, the lower bound for the PLL control voltage.

## X. Low-Frequency Phase-Locked Loop (PLL)

Schematic: *designs/low\_freq\_pll.sch*

SPICE netlist: *simulations/low\_freq\_pll.spice*


Simulations/tests file: *simulations/low\_freq\_pll\_commands.spice*

- This file includes the parameter values for the final design.  
Analysis: “Low-Frequency PLL Analysis” section of *spice\_post\_process.m*.

Tests:

- a. Operating point simulation.
- b. Transient simulation: this ensures that the loop settles within a couple seconds for a worst-case step in the input frequency.

Expected plot:



Final specifications:

The circuit met the target requirements, settling within a couple seconds to the desired control voltage. Given confirmation of this worst-case operation, the loop is thus expected to function as expected for gradual changes in the input frequency.

## XI. Peak/Envelope Detector Circuit

Schematic: *designs/peak\_detector.sch*

SPICE netlist: *simulations/peak\_detector.spice*


Simulations/tests file: *simulations/peak\_detector\_commands.spice*

- This file includes the parameter values for the final design.
- Analysis: “Peak Detector Analysis” section of *spice\_post\_process.m*.

Tests:

- a. Operating point simulation.
- b. Transient simulation: this ensures that the peak detector circuit tracks the envelope of a given input signal, thereby effectively measuring its amplitude.

Expected plot:



Final specifications:

The circuit met the target requirements, tracking the input signal peak amplitude without excessive decay.

## XII. Sample-and-Hold Circuit

Schematic: *designs/sample\_and\_hold\_open\_loop.sch*

SPICE netlist: *simulations/sample\_and\_hold\_open\_loop.spice*

Simulations/tests file: *simulations/sample\_and\_hold\_open\_loop\_commands.spice*


- This file includes the parameter values for the final design.

Analysis: “Peak Detector Analysis” section of *spice\_post\_process.m*.

Tests:

- Operating point simulation.
- Transient simulation: this ensures that the sample-and-hold circuit samples the input signal when the clock is high and holds its value when the clock is low.

Expected plot:



### Final specifications:

The circuit met the target requirements, tracking the input signal precisely during the high clock periods and holding its value without leakage during the low clock periods.

## XIII. Latched Comparator

Schematic: *designs/latched\_comparator.sch*

SPICE netlist: *simulations/latched\_comparator.spice*


Simulations/tests file: *simulations/latched\_comparator\_commands.spice*

- This file includes the parameter values for the final design.
- Analysis: “Latched Comparator Analysis” section of *spice\_post\_process.m*.

### Tests:

- Operating point simulation.
- Transient simulation: this yields the switching response time for the comparator as well as the rise and fall times.

Expected plot:



### Final specifications:

Specification	Design Target	Achieved
Input offset voltage	< 1 mV	< 0.1 mV
Bias current	10 $\mu$ A	10 $\mu$ A
Falling edge c/k $\rightarrow$ Q delay	< 1 $\mu$ s	0.84 ns
Rising edge c/k $\rightarrow$ Q delay	< 1 $\mu$ s	1.05 ns
10-90% rise/fall time	< 1 $\mu$ s	< 1 ns
Input common-mode range upper bound	> 1.2 V	1.45 V

## XIV. 8-Bit Binary-Weighted Capacitive DAC

Schematic: *designs/dac\_8bit.sch*

SPICE netlist: *simulations/dac\_8bit\_tran.spice*

Simulations/tests file: *simulations/dac\_8bit\_commands.spice*


- This file includes the parameter values for the final design.

Analysis: “DAC Analysis” section of *spice\_post\_process.m*.

### Tests:

- a. Operating point simulation.
- b. Transient simulation: this ensures that DAC input bits converge to the correct digital sequence for a given input analog voltage and that the DAC output voltage matches that at the positive terminal of the latched comparator.

Expected plot:



### Final specifications:

The circuit met the target requirements, converging to the low voltage of 0.7 V by the bit in the input sequence and producing the correct sequence at the latched comparator output.

## XV. SAR ADC Control Logic

Verilog code: *verilog/sar\_adc\_controller.v*

Verilog testbench: *verilog/sar\_adc\_controller\_tb.v*

Makefile: *verilog/Makefile*

To run the test for the SAR ADC controller unit, simply invoke:

- *make run\_adc*

The SAR ADC controller unit implements the timing logic for the ADC conversion sequence, taking in inputs from the simulated latched comparator and generating the output timing signals. The testbench for the SAR ADC controller performs a specified number of tests (default 50) and for each test, randomizes the 8-bit input value while generating the appropriate latched comparator output. It then checks that the final output value from the ADC matches the input sample.

Final specifications:

The controller met the target logic requirements.

## XVI. IIR Notch Filter Estimator

Unit and test development is ongoing.

Verilog code: *verilog/iir\_notch\_filter.v*

Verilog helper files:

- *cordic\_polar\_to\_rect.v*
- *cordic\_rect\_to\_polar.v*
- *fixed\_pt\_div.v*

Verilog testbench: *verilog/iir\_notch\_filter\_tb.v*

Makefile: *verilog/Makefile*

To run the test for the IIR filter estimator unit, simply invoke:

- *make run\_iir*

## XVII. Amplitude Processing Top-Level, End-to-End Circuit

Schematic: *designs/amplitude\_processing\_top\_level.sch*

SPICE netlist: *simulations/amplitude\_processing\_top\_level\_tran.spice*

Simulations/tests file: *simulations/amplitude\_processing\_top\_level\_commands.spice*

- This file includes the parameter values for the final design.


Analysis: “Top-Level Amplitude Processing Analysis” section of *spice\_post\_process.m*.

Tests:

- Operating point simulation.
- Transient simulation: this test runs a top-level simulation of the system from the signal input to the chip to the amplitude detection SAR ADC input. This path consists of the input amplifier, active low-pass biquad filter, peak-detector, and

sample-and hold circuit. The output is expected to sample the correct peak values of the input signal.

Expected plot for a gain-of-2 configuration input amplifier.



#### Final specifications:

The circuit met the target requirements, converging to the correct sampled peak value for a given amplitude input signal. Altering the input signal amplitude yields a different sampled peak value, as desired.