MIPS operands
---------------

Name	Example	Comments
32 registers	\$\$0-\$\$7, \$t0-\$t9, \$gp, \$fp, \$zero, \$sp, \$ra, \$at, Hi, Lo	Fast locations for data. In MIPS, data must be in registers to perform arithmetic MIPS register \$zero always equals 0. Register \$at is reserved for the assemble to handle large constants. Hi and Lo contain the results of multiply and divide.
2 <sup>30</sup> memory words	Memory[0], Memory[4], , Memory[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential words differ by 4. Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls.
an Sill	of submans Toll example, h	MIPS assembly language as them to that

Category	Instruction		Example	Meaning	Comments
AL BUILD AT	add	add	\$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three operands; overflow detected
	subtract	sub	\$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three operands; overflow detected
भग <i>च</i> क्रत	add immediate	addi	\$s1,\$s2,100	\$s1 = \$s2 + 100	+ constant; overflow detected
la reldmi	add unsigned	addu	\$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three operands; overflow undetected
Min to o	subtract unsigned	subu	\$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three operands; overflow undetected
	add immediate unsigned	addiu	\$s1,\$s2,100	\$\$1 = \$\$2 + <b>100</b>	+ constant; overflow undetected
Arithmetic	move from coprocessor register	mfc0	\$s1,\$epc	\$s1 = \$epc	Used to copy Exception PC plus other special registers
	multiply	mult	\$s2,\$s3	Hi, Lo = $$s2 \times $s3$	64-bit signed product in Hi, Lo
to co cot n	multiply unsigned	multu	\$s2,\$s3	Hi, Lo = $$s2 \times $s3$	64-bit unsigned product in Hi, Lo
naprope uish thea	divide The Thirty	div	\$s2,\$s3	Lo = \$s2 / \$s3, Hi = \$s2 mod \$s3	Lo = quotient, Hi = remainder
rib ədi ə	divide unsigned	divu	\$\$2,\$\$3	Lo = \$s2 / \$s3, Hi = \$s2 mod \$s3	Unsigned quotient and remainder
	move from Hi	mfhi	<b>\$</b> s1	\$s1 = Hi	Used to get copy of Hi
rodena zakonska	move from Lo	mflo	\$s1	\$s1 = Lo	Used to get copy of Lo
	and	and	\$s1,\$s2,\$s3	\$s1 = \$s2 & \$s3	Three reg. operands; logical AND
	or	or	\$\$1,\$\$2,\$\$3	\$s1 = \$s2 I \$s3	Three reg. operands; logical OR
Logical	and immediate	andi	\$s1,\$s2,100	\$s1 = \$s2 & <b>100</b>	Logical AND reg, constant
	or immediate	ori	\$s1,\$s2,100	\$s1 = \$s2   100	Logical OR reg, constant
	shift left logical	sllers	\$s1,\$s2,10	\$s1 = \$s2 << 10	Shift left by constant
are for th	shift right logical	srl	\$\$1,\$\$2,10	\$s1 = \$s2 >> 10	Shift right by constant
	load word	1w -	\$s1,100(\$s2)	\$s1 = Memory[\$s2+100]	Word from memory to register
Data	store word	SW	\$s1,100(\$s2)	Memory[\$s2 + 100] = \$s1	Word from register to memory
	load byte unsigned	1bu	\$s1,100(\$s2)	\$s1 = Memory[\$s2 + 100]	Byte from memory to register
transfer	store byte	sb	\$s1,100(\$s2)	Memory[ $$s2 + 100$ ] = $$s1$	Byte from register to memory
DOMESTIC	load upper immediate	lui	\$s1,100	\$s1 = 100 * 2 <sup>16</sup>	Loads constant in upper 16 bits
divisor, a lid \$2 bil	branch on equal	beq	\$s1,\$s2,25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
. Given thi tgana ala	branch on not equal	bne	\$s1,\$s2,25	if (\$\$1 != \$\$2) go to PC + 4 + 100	Not equal test; PC-relative
Condi-	set on less than	slt <sub>oom</sub>	\$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; two's complement
tional branch	set less than immediate	slti	\$s1,\$s2,100	if (\$s2 < 100) \$s1 = 1; else \$s1=0	Compare < constant; two's complement
ibriismet i Salvol	set less than unsigned	sltu	\$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1=0	Compare less than; natural numbers
s elgorithm	set less than immediate unsigned	sltiu	\$s1,\$s2,100	if (\$s2 < 100) \$s1 = 1; else \$s1 = 0	Compare < constant; natural numbers
Uncondi-	jump	j	2500	go to 10000	Jump to target address
tional	jump register	jr	\$ra	go to \$ra	For switch, procedure return
jump	jump and link	jal	2500	\$ra = PC + 4; go to 10000	For procedure call

**COMP 273** Page **1** of **5** 

## **MIPS floating-point operands**

Name	Example	Comments
32 floating- point registers	\$f0, \$f1, \$f2, , \$f31	MIPS floating-point registers are used in pairs for double precision numbers.
2 <sup>30</sup> memory words	Memory[0], Memory[4], , Memory[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential words differ by 4. Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls.

## MIPS floating-point assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic	FP add single	add.s \$f2,\$f4,\$f6	\$f2 = \$f4 + \$f6	FP add (single precision)
	FP subtract single	sub.s \$f2,\$f4,\$f6	\$f2 = \$f4 - \$f6	FP sub (single precision)
	FP multiply single	mul.s \$f2,\$f4,\$f6	\$f2 = \$f4 × \$f6	FP. multiply (single precision)
	FP divide single	div.s \$f2,\$f4,\$f6	\$f2 = \$f4 / \$f6	FP divide (single precision)
	FP add double	add.d \$f2,\$f4,\$f6	\$f2 = \$f4 + \$f6	FP add (double precision)
	FP subtract double	sub.d \$f2,\$f4,\$f6	\$f2 = \$f4 - \$f6	FP sub (double precision)
	FP multiply double	mul.d \$f2,\$f4,\$f6	\$f2 = \$f4 × \$f6	FP multiply (double precision)
	FP divide double	div.d \$f2,\$f4,\$f6	\$f2 = \$f4 / \$f6	FP divide (double precision)
Data transfer	load word copr. 1	lwc1 \$f1,100(\$s2)	\$f1 = Memory[\$s2 + 100]	32-bit data to FP register
	store word copr. 1	swc1 \$f1,100(\$s2)	Memory[ $$s2 + 100$ ] = $$f1$	32-bit data to memory
	branch on FP true	bclt 25	if (cond == 1) go to PC + 4 + 100	PC-relative branch if FP cond.
Condi	branch on FP false	bc1f 25	if (cond == 0) go to PC + 4 + 100	PC-relative branch if not cond.
Condi- tional branch	FP compare single (eq,ne,lt,le,gt,ge)	c.1t.s \$f2,\$f4	if (\$f2 < \$f4) cond = 1; else cond = 0	FP compare less than single precision
	FP compare double (eq,ne,lt,le,gt,ge)	c.lt.d \$f2,\$f4	if (\$f2 < \$f4) cond = 1; else cond = 0	FP compare less than double precision

Service	System call code	Arguments	Result
print_int	1	\$a0 = integer	
print_float	2	\$f12 = float	
print_double	3	\$f12 = double	
print_string	4	\$a0 = string	
read_int	5	Mark Congression of Subprocession of Subprocession	integer (in \$v0)
read_float	6		float (in \$f0)
read_double	7	##C 2004	double (in \$f0)
read_string	8	\$a0 = buffer, \$a1 = length	
sbrk	on loads (9	\$a0 = amount	address (in \$v0)
exit	10	Was foliated over page. The s	

COMP 273 Page 2 of 5

Remaining MIPS I	Name	Format	Pseudo MIPS	Name	Format
exclusive or $(rs \oplus rt)$	xor	R. R.	move and the second second	move	rd,rs
exclusive or immediate	xori	physics:	absolute value	abs	rd,rs
nor $(\neg (rs \lor rt))$	nor	er <b>R</b> ibbli	not (¬rs)	not	rd,rs
shift right arithmetic	sra	R	negate (signed or unsigned)	negs	rd,rs
shift left logical variable	sllv	R	rotate left	rol	rd,rs,rt
shift right logical variable	srlv	R	rotate right	ror	rd,rs,rt
shift right arith. variable	srav	Range Range	mult. & don't check oflw (signed or uns.)	muls sa	rd,rs,rt
	a managa hid	les d'au Tip	multiply & check oflw (signed or uns.)	mulos	rd,rs,rt
move to Hi	mthi	Releve	divide and check overflow	div	rd,rs,rt
move to Lo	mtlo	R	divide and don't check overflow	divu	rd,rs,rt
load halfword	1h	A. 4.20	remainder (signed or unsigned)	rems	rd,rs,rt
load halfword unsigned	lhu to the	matale mo	load immediate	1i	rd,imm
store halfword	sh and	s New Prices	load address	la sas	rd,addr
load word left (unaligned)	1w1	hiba <b>l</b> i log	load double	1d	rd,addr
oad word right (unaligned)	1wr	out I	store double	sd	rd,addr
store word left (unaligned)	Swlawas ta	pagne Imag-	unaligned load word	ulw	rd,addr
store word right (unaligned)	swr	grista Maco	unaligned store word	usw	rd,addr
branch on less than zero	bltz	par I	unaligned load halfword (signed or uns.)	u1hs	rd,addr
oranch on less or equal zero	blez	Making.	unaligned store halfword	ush	rd,addr
branch on greater than zero	bgtz	sector Inches	branch was a state of the same base of the same of the	b	Label
branch on ≥ zero	bgez	Miso. Let as	branch on equal zero	begz	rs,L
branch on ≥ zero and link	bgezal	Set Fire	branch on ≥ (signed or <u>u</u> nsigned)	bges	rs,rt,L
branch on < zero and link	bltzal	la malaria	branch on > (signed or unsigned)	bgts	rs,rt,L
jump and link register	jalr	R	branch on ≤ (signed or unsigned)	bles	rs,rt,L
return from exception	rfe	R	branch on < (signed or unsigned)	blts	rs,rt,L
system call	syscall	R	set equal	seq	rd,rs,rt
break (cause exception)	break	R	set not equal	sne	rd,rs,rt
move from FP to integer	mfc1	3 R	set greater or equal (signed or unsigned)	sges	rd,rs,rt
move to FP from integer	mtc1	R	set greater than (signed or unsigned)	sgts	rd,rs,rt
FP move ( <u>s</u> or <u>d</u> )	mov f	andpilli	set less or equal (signed or unsigned)	sles	rd,rs,rt
FP absolute value ( <u>s</u> or <u>d</u> )	abs $oldsymbol{f}$	L COR 190	set less than (signed or unsigned)	sles	rd,rs,rt
FP negate ( <u>s</u> or <u>d</u> )	neg f	DUO R No	load to floating point ( <u>s</u> or <u>d</u> )	Lol f	rd,addr
FP convert (w, s, or d)	cvt $ff$	R	store from floating point (s or d)	s $f$	rd,addr
FP compare un (s or d)	c.xn.f	R	LESS TREESES THE PROPERTY BANGOTT	-dintegar	· TERRIPTA

COMP 273 Page **3** of **5** 

31 26	25 21	20 16	15 11	10 6	5 0	
opcode	rs	rt	rd	shamt	funct	R-type
opcode	rs	rt		immediate	<u> </u>	I-type
opcode			target			J-type
	Lo	oad and Stor	re Instructio	ons		
100000	base	dest		signed offse	et	LB rt, offset(rs)
100001	base	dest		signed offse	et	LH rt, offset(rs)
100011	base	dest		signed offse		LW rt, offset(rs)
100100	base	dest		signed offse		LBU rt, offset(rs)
100101	base	dest	signed offset			LHU rt, offset(rs)
101000	base	dest	signed offset			SB rt, offset(rs)
101001	base	dest		signed offse		SH rt, offset(rs)
101011	base	dest		signed offse	et	SW rt, offset(rs)
	I-Typ	e Computat				_
001001	src	dest		gned immed		ADDIU rt, rs, signed-imm.
001010	src	dest		gned immed		SLTI rt, rs, signed-imm.
001011	src	dest		gned immed		SLTIU rt, rs, signed-imm.
001100	src	dest		o-ext. imme		ANDI rt, rs, zero-ext-imm.
001101	src	dest		o-ext. imme		ORI rt, rs, zero-ext-imm.
001110	src	dest		o-ext. imme		XORI rt, rs, zero-ext-imm.
001111	00000	dest		o-ext. imme	diate	LUI rt, zero-ext-imm.
		e Computat				_
000000	00000	src	dest	shamt	000000	SLL rd, rt, shamt
000000	00000	src	dest	shamt	000010	SRL rd, rt, shamt
000000	00000	src	dest	shamt	000011	SRA rd, rt, shamt
000000	rshamt	src	dest	00000	000100	SLLV rd, rt, rs
000000	rshamt	src	dest	00000	000110	SRLV rd, rt, rs
000000	rshamt	src	dest	00000	000111	SRAV rd, rt, rs
000000	src1	src2	dest	00000	100001	ADDU rd, rs, rt
000000	src1	src2	dest	00000	100011	SUBU rd, rs, rt
000000	src1	src2	dest	00000	100100	AND rd, rs, rt
000000	src1	src2	dest	00000	100101	OR rd, rs, rt
000000	src1	src2	dest	00000	100110	XOR rd, rs, rt
000000	src1	src2	dest	00000	100111	NOR rd, rs, rt
000000	src1	src2	dest	00000	101010	SLT rd, rs, rt
000000	src1	src2	dest	00000	101011	SLTU rd, rs, rt
	Jur	np and Brar		ions		<b>7</b> -
000010			target			J target
000011			target			JAL target
000000	src	00000	00000	00000	001000	JR rs
000000	src	00000	dest	00000	001001	JALR rd, rs
000100	src1	src2		signed offse		BEQ rs, rt, offset
000101	src1	src2		signed offse		BNE rs, rt, offset
000110	src	00000		signed offse		BLEZ rs, offset
000111	src	00000		signed offse		BGTZ rs, offset
000001	src	00000		signed offse	et	BLTZ rs, offset

COMP 273 Page **4** of **5** 

00001

 $\operatorname{src}$ 

000001

signed offset

BGEZ rs, offset

d. Jump Ins	struction [	2		addre	ss	
. Branch instructi	on		_ ;			
Bit positions	31–26	25-21	20–16		15-0	
	4	rs	rt .		address	
1481 -	oci docio.					
. Load or store in	struction					
Bit positions	31–26	25-21	20-16		15-0	
	35 or 43	rs	rt		address	
a. R-type instruction						
		25-21		10-11	10 0	
Bit positions	31–26	25-21	20–16	15–11	10-6	5-0
	0	rs	rt	rd	shamt	funct

Instruction opcode	ALUOp	Instruction operation	Funct field	Desired ALU action	ALU control input
LW	00	load word	XXXXXX	add	010
SW	00	store word	XXXXXX	add	010
Branch equal	01	branch equal	XXXXXX	subtract	110
R-type	10	add	100000	add	010
R-type	10	subtract	100010	subtract	110
R-type	10	AND	100100	and	000
R-type	10	OR	100101	or	001
	The second state of the second				

R-type

10

set on less than

101010

111

set on less than

COMP 273 Page **5** of **5**