Assignment on Data path & memory

Course: CSE 317

Name: Niamul Hasan


ID: 17201026

see : A

memory or computer memory is
the storage space in the computer, where
data is to be processed and instructions
required for processing are stored.

1 10-2

Now types of memory &



Here, RAM & coche memory, are Volatile memory. ROM & secondary memory, are Non-Volatile memory.

Descriptions;

Cache Memory:

Cache memory is a small, fast memory that acts as a buffer for a slower, larger memory.

Cache memory is used to hold those parts of data and program which are most frequently used by the CPU.

Primary Memory: (Main memory)

Primary memory also called main memory, used to hold programs while they are running. It is divided into two subcategories, RAM and ROM.

RAM:

Random Access Memory (RAM) is also called as need write memory on the main memory.

It is a volatile memory as the data loses when the power is twent off.

RAM is further classified into two types:

1. SRAM

2. DRAM

1. SRAM: (Static Random Access Memory)

Value to stoned on a pain of inverting gates that will exist indefinitely as long as there is power, which is why it is called static.

SRAM used for cache.

2. DRAM: Oymmie Random Access Memory)

Value is stored as a change on capacitor.

That must be periodically refreshed, which is why it is called dynamic.

It is very small, I transitor per bit. DRAM, slower than SLAM. DRAM is used for main memory.

Rom:

Read only memory (ROM), Stores crueial information essential to operate the system, like the program essential to boot the computer.

ROM is futher classified into 3 types: 1. PROM, 2. EPROM, 3. EEPROM. 1. PROM: (Brogrammoble read-only memory)

It can be programmed by user. Once

programed, the Isla and instructions in

it cannot be changed.

2. EPROM: (Erasable Programmable read only memory)

It can be reprogrammed.

3. EEPROM: (Electrically erasable programmable read only memory)

The data can be erased by applying electric field.

Secondary memory:

The secondary memory is used for storing data/information permanently.

Secondary memory in slower than the main memory and this type

type of memory is non-volatile.


Example: HDD, SSD.


S, 2 Am:

Memory Hierarchy: (levels Size expensive Bytes KB/MB GB GB Magnetic Disk/HDD (Show) TB/GB Inivers (very slow PT/TB Cost Cheap time

Steps of Cache memory working procedure:

- 1. CPU initially looks in the cache for the data it needs.
- 3. If the data is there, It will retrives from here and process it.
- 3. If the data is not there, then epu access the system memory and then put a copy of the new data in the cache memory before processing it.
- 4. Next time if the epu needs to access
 the same data again, 4t will just retrieve
 the data from the cache memory instead
 going through the whole loading process





8.5 Am:

Cache?

Cache or eache memory is a small fast memory that acts as a buffer for a slower, larger memory.

Memory hierarchy:

Memory hierarchy is a structure consists of multiple levels of memory with different speeds and sizes.

Direct-mapped coche:

Direct-mapped eache structure in which each memory location is mapped to exactly one location in the cache.

Tag: A field in cache memory, used for a memory hierarchy that contains the address information required to identify whether the associated block in the hierarchy corresponds to a requested word.

Hit time:
The time required to access a level of the memory hierarchy, including the time needed to betermine whether the accens is a hit on a miss:

Miss rate: The fraction of memory accesses not found in a level of the memory hierarchy.

The minimum unit of information that can be either present on not present in the two-level hierarchy.

Hit: I wish a book of the property of If the take requested by the processor appears in some block in the upper level, this is called a hit.

Miss:

Yf the data requested by the processor does not appear in some block in the upper level, this is called a hit. action a road till of at accordance

S.6 Am:

Here, 32 words cache,
512 words main memory,
block size 4 words

in number of bits for physical address, 9 bits

$$\int 2^9 = 512$$

... main memory blocks = $\frac{512}{4}$ = 128

.'. cache lines = 32 = 8

Number of bits to calculate physical address = 9 bits.

Block offset: 4=2


: 2 bits for block offset.

inder bit: 8=23

i. 3 bits for Index.

Tag = 9-(3+2) = 4 bits.

cache configuration for fireet mapping:



In direct mapping, main memory location/Pata is mapped to exactly one lacation in the cache.

for mapping, main memoring Address is mod by cache line. (% = mod)

<u>S.</u> 7 Am:

There are four questions for eache design:

1. Where can a block be placed in the upper level ?

3. How is a block found if is in the upper level!

3. Which block should be replaced on a miss 9

4. What happens on a write?

S. 8 Am:

(i) Direct mappedo Here,

R= Replace, A = Access

requested	Hit/		1		1
memory	Miss	coche	e linea	3	
block	, r +	0	1-11-1	2	3
0	miss	main		l) -9	-
		block [o]		, ,	
3 4 12		R) /: 	
8	miss	main memory			1 x 1 x 2
		memory block[8]		1	×.,
0	mi55	main R memory block [0]	-43		1
	-	Buch L			
6	miss	}		main memory	
				block [6]	
6	hit			main A memory	
				block[6]	
8	mi35	main R memany block [8]			
		block L81			
7	m 155				main
					memory block [7]
11	mi55				main memory
					block [11]
,					

(ii) 2-way set annociative:

number of sets = $\frac{4}{2}$ = 2 here, R=Replace A=Accen

-	nequested	hit/					
	nequested	miss	Set	t o	set		
	block		0	~ 1	2	3	
	0	miss	main memory block [0]				
_	E	miss		main memory block [8]		•	
	0	hit	main A memory V block [0]				
	6	miss		moin R memory R block [6]			
	6	hit	R	moin A memony A block [6]			
	8	mi 55	main memony block [8]				
	7	miss			main memony block [7]		
	11	miss				min memony block[1]	


(iii) Fully associative:

A = Access R = Raplace


		Cache					
requested memory block	hit/ miss	0		1		2	3
0	miss	main memony block [o]	1	ř			
8	miss			main memosry block [8]		
0	hit	main memory block Lo	A				
6	miss					main memony block [6]	
6	hit					block [6] main JA memory block [6]	
8	hit			main memory block [/A 8]		
7	miss						main memory block [7]
11	mi55	main Ry block [リリー				

S.9 Am &	
elements of Jula path:	
Instruction memory:	
	V. C.
Instauction	
Instruction memory	
De Program courter:	V .
Next intruction pointer A	struction
in the open the My I still was the	







(V) Register file:







Data memory:



(11) Sign extension element takes as input a 16-bit wide value to be extended to 32-bits.

VIII) Multiplexons (MUX)
ALUSne 19/1

M
V
X

S. 10 Am:

R[i] = R[i+2] - Y

.. REG = RE8] - Y

1. Lw \$to, 112 (\$ 50)

2. Sub \$to, \$to, \$52

3. Sw \$to, 104(\$ So)

My ID: 17701076

:.j=26

Let,

Registers,

R=50 Y=52

Here, Diagrams are drawn by black Ink and before Register file everything are same. So after Instruction memory,

1. Blue Ink used to show the data path for instruction 1 (I-type Instruction)

2. Pink Ink used to show the Jata path for instruction? (R-type Instruction)

3. Purgle Int wed to show the data path for instruction 3 (I-type Instruction)




Diagram: Datapath

- 1. At first, the program counter will hold the address of first instruction (Iw \$to, 112 (\$5.)).
 - 2. Then, the address will be sent to instruction memory (at Read address).
 - 3. Instruction memory will becode the instruction and result send to register file and sign endend.

Where, so > Read register 1

to > White register

(112), offset > sign extend

- 4. Sign extend will make 16 bits wide offset to 32 bits and send it to MUX, where MUX ALUSTICE is set.
- 5. 'Read datal' from registers will send the data 'so' to ALV and the MUX will send the offset of 32 bit to ALV 6. ALV result will send to data memory > address, where MemRead is set.

- F. Data memory will send need data to 2nd MUX, where MUX is set.
- 8. MUX will send the value to Register File > Write data Where RegWrite = 0
 - 9. Now, add 4 bytes to the PC value to obtain the word-aligned address of the next instruction (Sub \$to, \$to, \$52).
 - 10. Then the address of the instruction (Sub \$ to, \$ to, \$ Sz), send to instruction memory > at Read address.
 - 11. Instruction memory will decode the instruction and result send to register file where, to -> Read register 1

 52 -> Read register 2
 - to > Write register

 12. Register file will send Read Lata 1 & Read

 Lata 2 to ALU and MUX, where MUX is not set.

then the MUX will send the Late to

- 13. Now here ALU is set to SUB operation.
- 14. Result of ALU will send to 2nd MUX, where it is set.
- 15. MUX will send the value to Register file to write, when RegMrite is set.
- 16. Now again add 4 bytes to the Pc value to obtain the address of the next instruction.
- 17. The address of the instruction (Sw \$ to, 104 (\$ 50), send to instruction memory.
- 18. Instruction memory will decode the instruction and result send to register file and sign extend where, so > read register 1 to > read register?

 (104) offset > Sign extend

19. From read data 1 (Register file), data will send the data to ALU and from read data 2 the data will send to Data memory -> Write data

Here, ALU will send data at Address to Data memory.

3º. Men Write is set in data memory.

program execuited.