# mp\_ooo CP1


Team I\_Wanna\_Drop

# Instruction Queue (FIFO) w/ bit-extension technique


(wr ptr flag == ~rd ptr flag);

```
always ff @(posedge clk) begin
    if (rst) begin
        wr ptr <= '0;
        rd ptr <= '0;
                                                                                            rd ptr
    end else begin
                                                                                                     deg data
        if (enq en && ~full) begin
             fifo[wr ptr actual] <= enq data;</pre>
             wr ptr <= (ADDR IDX+1)'(wr ptr + 1);</pre>
                                                          enq data -
                                                                              fifo[DEPTH]
        end
        if (deg en && ~empty) begin
                                                                        wr ptr
             deq data <= fifo[rd ptr actual];</pre>
             rd ptr <= (ADDR IDX+1)'(rd ptr + 1);</pre>
        end
    end
end
assign empty = (wr ptr == rd ptr);
assign full = (wr ptr actual == rd ptr actual) &&
```


## FIFO Test 1 - Enque and then deque everything




# FIFO Test 2 - FIFO already full



## FIFO Test 3 - FIFO already empty



## FIFO Test 4 - Mixed enque and deque




### Cacheline Adapter

Translate from burst interface to non-burst interface.


Giving cache the illusion that it's accessing a non-burst memory.

However we did not translate back to the interface in mp\_cache, instead we preserve the read/write-ready handshake.


Cache code is slightly modified to adapt to the new read/write-ready handshake protocol though.




# Cacheline Adapter Test - Single read




### Cacheline Adapter Test - Consecutive read




## Frontend



# Decode & Rename & Dispatch



# Issue & Execute & Writeback (wakeup)



## **ROB**

