


mp_ooo CP1

Team I_Wanna_Drop


Instruction Queue (FIFO) w/ bit-extension technique

```
always_ff @(posedge clk) begin
    if (rst) begin
        wr_ptr <= '0;
        rd_ptr <= '0;
    end else begin
        if (enq_en && ~full) begin
            fifo[wr_ptr_actual] <= enq_data;
            wr_ptr <= (ADDR_IDX+1)'(wr_ptr + 1);
        end
        if (deq_en && ~empty) begin
            deq_data <= fifo[rd_ptr_actual];
            rd_ptr <= (ADDR_IDX+1)'(rd_ptr + 1);
        end
    end
end


assign empty = (wr_ptr == rd_ptr);
assign full = (wr_ptr_actual == rd_ptr_actual) &&
(wr_ptr_flag == ~rd_ptr_flag);
```




FIFO Test 1 - Enqueue and then dequeue everything




FIFO Test 2 - FIFO already full



FIFO Test 3 - FIFO already empty



FIFO Test 4 - Mixed enqueue and deque



Cacheline Adapter

Translate from burst interface to non-burst interface.



Giving cache the illusion that it's accessing a non-burst memory.

However we did not translate back to the interface in `mp_cache`, instead we preserve the read/write-ready handshake.



Cache code is slightly modified to adapt to the new read/write-ready handshake protocol though.




Cacheline Adapter Test - Single read




Cacheline Adapter Test - Consecutive read




Frontend



Decode & Rename & Dispatch



Issue & Execute & Writeback (wakeup)



ROB

