

Midterm 01 Report

Name: Nicholas Hartley

myBamaID: 11808942

1. Block diagram of the circuit




Figure 1. Block Diagram for the circuit

2. Behavioral Simulation Screenshot




Figure 2. Behavioral Sim screenshot

3. Timing Simulation Screenshot




Figure 3. Timing Sim screenshot

4. LUT implementation Table

28 1. Slice Logic

29 -----

30

31	+-----+-----+-----+-----+										
32		Site Type		Used		Fixed		Available		Util%	
33	+-----+-----+-----+-----+										
34		Slice LUTs		32		0		20800		0.15	
35		LUT as Logic		32		0		20800		0.15	
36		LUT as Memory		0		0		9600		0.00	
37		Slice Registers		0		0		41600		0.00	
38		Register as Flip Flop		0		0		41600		0.00	
39		Register as Latch		0		0		41600		0.00	
40		F7 Muxes		0		0		16300		0.00	
41		F8 Muxes		0		0		8150		0.00	
42	+-----+-----+-----+-----+										
43											

Figure 4. LUT implementation table