


N-channel 600 V, 0.260 Ω typ., 12 A MDmesh M6 Power MOSFET in a DPAK package

Features





Order code	V _{DS}	R _{DS(on)} max.	I _D
STD16N60M6	600 V	0.320 Ω	12 A

- · Reduced switching losses
- Lower R_{DS(on)} per area vs previous generation
- · Low gate input resistance
- 100% avalanche tested
- · Zener-protected

Applications

- Switching applications
- LLC converters
- · Boost PFC converters

Description

The new MDmesh M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent $R_{DS(on)}$ per area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum end-application efficiency.



Product status	
STD16N60M6	

Product summary				
Order code	STD16N60M6			
Marking	16N60M6			
Package	DPAK			
Packing	Tape and reel			



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
I _D	Drain current (continuous) at T _c = 25 °C	12	Α
I _D	Drain current (continuous) at T _c = 100 °C	7.6	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	32	Α
P _{TOT}	Total power dissipation at T _c = 25 °C	110	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns
dv/dt (3)	MOSFET dv/dt ruggedness	100	V/115
T _{stg}	Storage temperature range	-55 to 150	°C
Tj	Operating junction temperature range	-55 to 150	C

- 1. Pulse width limited by safe operating area.
- 2. $I_{SD} \le$ 12 A, $di/dt \le$ 400 A/ μs ; $V_{DS(peak)} < V_{(BR)DSS}$, $V_{DD} =$ 400 V
- $3. \quad V_{DS} \leq 480 \ V$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.14	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive $ (\text{pulse width limited by } T_{j\text{max}}) $	2.5	А
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$; $V_{DD} = 50$ V)	110	mJ

DS12603 - Rev 3 page 2/15



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	600			V	
lana	Zero gate voltage drain	V _{GS} = 0 V, V _{DS} = 600 V			1		
I _{DSS}	current	V_{GS} = 0 V, V_{DS} = 600 V, T_{C} = 125 °C ⁽¹⁾			100	μA	
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA	
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3.25	4	4.75	V	
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 6 A		0.260	0.320	Ω	

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	575	-	
C _{oss}	Output capacitance	$V_{GS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	33	-	pF
C _{rss}	Reverse transfer capacitance		-	3	-	
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 to 480 V, V _{GS} = 0 V	-	104	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	5.2	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 12 A, V _{GS} = 0 to 10 V	-	16.7	-	
Q _{gs}	Gate-source charge	(see Figure 14. Test circuit for gate	-	3.5	-	nC
Q _{gd}	Gate-drain charge	charge behavior)	-	9.4	-	

^{1.} $C_{\rm oss~eq.}$ is defined as a constant equivalent capacitance giving the same charging time as $C_{\rm oss}$ when $V_{\rm DS}$ increases from 0 to 80% $V_{\rm DSS}$.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V 200 V I 2 4 5 4 7 0	-	13	-	
t _r	Rise time	V_{DD} = 300 V, I_D = 6 A R _G = 4.7 Ω , V_{GS} = 10 V (see Figure 13. Test circuit for	-	7.6	-	200
t _{d(off)}	Turn-off delay time	resistive load switching times and Figure 18. Switching time waveform)	-	19.8	-	ns
t _f	Fall time	rigure to. Switching time wavelonny	-	6.8	-	

DS12603 - Rev 3 page 3/15



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		12	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		32	Α
V _{SD} (2)	Forward on voltage	V _{GS} = 0 V, I _{SD} = 12 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 12 A, di/dt = 100 A/µs, V _{DD} = 60 V	-	210		ns
Q _{rr}	Reverse recovery charge	(see Figure 15. Test circuit for inductive		1.7		μC
I _{RRM}	Reverse recovery current	load switching and diode recovery times)	-	13.8		Α
t _{rr}	Reverse recovery time	I_{SD} = 12 A, di/dt = 100 A/ μ s, V_{DD} = 60 V,	-	310		ns
Q _{rr}	Reverse recovery charge	T _j = 150 °C (see Figure 15. Test circuit for inductive load switching and diode	-	3.2		μC
I _{RRM}	Reverse recovery current	recovery times)	-	15.4		Α


^{1.} Pulse width is limited by safe operating area.


DS12603 - Rev 3 page 4/15


^{2.} Pulse test: pulse duration = $300 \mu s$, duty cycle 1.5%.





2.1 Electrical characteristics (curves)














DS12603 - Rev 3 page 5/15



Figure 7. Capacitance variations C (pF) GIPG050620181038CVR 10³ C_{ISS} 10² Coss 10 1 f = 1 MHzC_{RSS} 10 º V_{DS} (V) 10 º 10 ¹ 10 ² 10 -1

Figure 8. Normalized gate threshold voltage vs temperature V_{GS(th)} (norm.) GIPG050620181036VTH $I_D = 250 \, \mu A$ 1.1 1.0 0.9 8.0 0.7 0.6 -75 T̈J (°C) -25 25 75 125

Figure 9. Normalized on-resistance vs temperature

R_{DS(on)} (norm.)

2.5

V_{GS} = 10 V

2.0

1.5

1.0

0.5

0.0

-75


-25


25


75

125

T_J (°C)







DS12603 - Rev 3 page 6/15



3 Test circuits

Figure 13. Test circuit for resistive load switching times




Figure 14. Test circuit for gate charge behavior V_{GS} V_{G

Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS12603 - Rev 3 page 7/15




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 DPAK (TO-252) type A2 package information

Figure 19. DPAK (TO-252) type A2 package outline



DS12603 - Rev 3 page 8/15



Table 8. DPAK (TO-252) type A2 mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.10	5.20	5.30
е	2.159	2.286	2.413
e1	4.445	4.572	4.699
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

DS12603 - Rev 3 page 9/15



Figure 20. DPAK (TO-252) recommended footprint (dimensions are in mm)


FP_0068772_27


DS12603 - Rev 3 page 10/15



4.2 DPAK (TO-252) packing information

Figure 21. DPAK (TO-252) tape outline






AM08852v1

DS12603 - Rev 3 page 11/15



Figure 22. DPAK (TO-252) reel outline



AM06038v1

Table 9. DPAK (TO-252) tape and reel mechanical data

Таре			Reel			
Dim.	mm		Dim.	mm		
Dilli.	Min.	Max.	Dilli.	Min.	Max.	
A0	6.8	7	А		330	
В0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
E	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	Base	e qty.	2500	
P1	7.9	8.1	Bulk	qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				

DS12603 - Rev 3 page 12/15



Revision history

Table 10. Document revision history

Date	Revision	Changes
02-Jul-2018	1	First release.
05-Nov-2018	2	Updated Section 4 Package information.
08-May-2020	3	Updated Section 4 Package information.

DS12603 - Rev 3 page 13/15



Contents

1	Elec	trical ratings	2		
2	Elec	Electrical characteristics			
	2.1	Electrical characteristics (curves)	5		
3	Test	Test circuits			
4	Pac	Package information			
	4.1	DPAK (TO-252) type A2 package information	8		
	4.2	DPAK (TO-252) packing information	11		
Rev	evision history				



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS12603 - Rev 3 page 15/15