



ECEN 454-508 Lab 6 Nicholas Tann 3/1/2020


Flip-Flop:


















































	Rising Delay (ps)	Falling Delay (ps)	
1f	172.6	168.8	
10f	218.5	221.1	
20f	263.6	267.6	
30f	308	312	
40f	352.2	356.1	
50f	396.1	400	
60f	440.4	444	
70f	484.4	488	
80f	528.1	532	
90f	572.4	575.6	
100f	616.2	620.2	



	I (uA)	C (f)
200MHz	3.464	.00275
300MHz	6.928	.00368
400MHz	10.391	.00414
500MHz	13.854	.00441
600MHz	17.316	.00459
700MHz	20.777	.00473
800MHz	24.237	.00482
900MHz	31.152	.00551
1000MHz	34.595	.00551

Avg Capacitance = .00445f

D (ns)	Q (ns)	D - Q (ns)	
2.800000	2.80000	0	
2.807143	2.807143	0	
2.814286	2.814286	0	
2.821429	2.821429	0	
2.828571	2.828571	0	
2.835714	2.835714	0	
2.842857	2.842859	.000002	
2.850000	2.850031	.000031	
2.857143	2.857166	.000023	
2.864286	2.864300	.000014	
2.874290	2.874310	.000020	

2.878572	2.878607	.000035
2.885715	2.885771	.000056
2.892858	2.892938	.000080
2.900000	2.900094	.000094
2.907143	2.908225	.000182
2.914286	2.914989	.000703

Setup time is the time difference between the D input and clock input when the FF reaches a meta-stable state. This can be observed when either The D input does not cause a change in output in the present clock cycle or the clock-to-Q delay increases drastically or there are oscillations in the output between 0 and 1.

In that case setup time = .000703 ns

 $Net-list\ summary\ for\ /home/ugrads/n/ntann/ECEN454/Lab6/LVS/layout/netlist$

count

13 nets

6 terminals

10 pmos

10 nmos

Net-list summary for /home/ugrads/n/ntann/ECEN454/Lab6/LVS/schematic/netlist count

13 nets

6 terminals

10 pmos

10 nmos

Terminal correspondence points

N10 N2 CLK N11 N11 D

N7 N5 GND

N8 N12 Q

Devices in the rules but not in the netlist: cap nfet pfet nmos4 pmos4

The net-lists match.

	layout	sch	ematic	;
	insta	nces		
un-matched		0	0	
rewired	0	(0	
size errors	0		0	
pruned	0	(0	
active	20	2	20	
total	20	20	0	
	nets	3		
un-matched		0	0	
merged	0		0	
pruned	0	(0	
active	13	1	3	
total	13	1.	3	
	termi	inals		
un-matched		0	0	
matched but				
different type	e (0	0	
total	6	6		

 $Probe\ files\ from\ /home/ugrads/n/ntann/ECEN454/Lab6/LVS/schematic$

devbad.out:

netbad.out:

mergenet.out:

termbad.out:
prunenet.out:
prunedev.out:
audit.out:
Probe files from /home/ugrads/n/ntann/ECEN454/Lab6/LVS/layout
devbad.out:
netbad.out:
mergenet.out:
termbad.out:
prunenet.out:
prunedev.out:
audit.out:
DRC startedSat Feb 29 15:15:20 2020 completedSat Feb 29 15:15:20 2020 CPU TIME = 00:00:00 TOTAL TIME = 00:00:00 ********* Summary of rule violations for cell "dff0 layout" ******* Total errors found: 0