


A Pipelined MIPS Integer Datapath

Pipeline Version 1 (in 550): No Forwarding, Branch resolved in MEM stage

- Assume register writes occur in first half of cycle and register reads occur in second half.



EECC551 - Shaaban

(In Appendix A and 550)

#5 Lec # 2 Spring 2011 3-9-2011