
A Pipelined MIPS Integer Datapath

Pipeline Version 1 (in 550): No Forwarding, Branch resolved in MEM stage

• Assume register writes occur in first half of cycle and register reads occur in second half.



The datapath is pipelined by adding a set of registers, one between each pair of pipe stages.

Branch Penalty = 4 - 1 = 3 cycles

(In Appendix A and 550)

EECC551 - Shaaban

#5 Lec # 2 Spring 2011 3-9-2011