



[L07]ARM Hello World


之前说了那么多PL端的,也该说说PS端了,实际上这才是ZYNQ精髓,FPGA其实是这个芯片里打杂的那个,很多教程提到如何Verilog实现串口怎样怎样,费资源不说,还麻烦,不如ARM就printf一下,多双开,现在就开始.不过还是要新建一个FPGA工程.




由于这里不写PL逻辑,所以直接Create Block Design,文件名随便,我就保持默认了.




拖一个ZYNQ7 Processing System出来。




进入这个块的PS-PL Configuration → General → Enable Clock Resets,取消全部复位信号,因为我们暂时用不到PL部分。




然后在PS-PL Configuration → AXI Non Secure Enablement → GP Master AXI Interface中取消M AXI GP0 Interface,那是因为我们也没链接到其他交错总线.



在Peripheral I/O Pins选择UART1并选择相应的IO.



到Clock Configuration → PL Fabric Clocks中取消4个对外时钟,他是由ARM给FPGA提供时钟用的,这里PL都用不上.



到DDR Configuration配置,这个之前的教程也配置过,不多说了.(倒数第二个就是我手上板子的DRAM)

Re-customize IP

ZYNQ7 Processing System (5.5)

Documentation
Presets
IP Location
Import XPS Settings

Page Navigator
Zynq Block Design
PS-PL Configuration
Peripheral I/O Pins
MIO Configuration
Clock Configuration
DDR Configuration
SMC Timing Calculation
Interrupts

DDR Configuration
Summary Report


☒ Enable DDR

Search:


| Name | Select | Description |
|------------------------------|--------------------------|--|
| DDR Controller Configuration | | |
| Memory Type | DDR 3 | Type of memory interface. Refer to UG585 Zynq Technical Reference Manual. |
| Memory Part | MT41J256M16 RE-125 | Memory component part number. For unlisted parts choose the closest match. |
| Effective DRAM Bus Width | 16 Bit | Data width of DDR interface, not including ECC data width. Refer to UG585 Zynq Technical Reference Manual. |
| ECC | Disabled | Enables error correction code support. ECC is supported on DDR3 and DDR4. |
| Burst Length | 8 | Minimum number of data beats the controller should use when transferring data. |
| DDR | 533.333333 | Memory clock frequency. The allowed freq range is (200.000000 to 1066.000000 MHz). |
| Internal Vref | <input type="checkbox"/> | Enables internal voltage reference source. Disable to use external reference. |
| Junction Temperature (C) | Normal (0-85) | Intended operating temperature range. Controls the DDR refresh rate. |
| Memory Part Configuration | | |
| Training/Board Details | User Input | |
| Additive Latency (cycles) | 0 | Additive Latency (cycles). Increases the efficiency of the controller. |
| Enable Advanced options | <input type="checkbox"/> | Enable Advanced DDR QoS settings |

OK
Cancel

最后点OK就行了,现在提示Run Block Automation.




Auto这事情应该人人都喜欢,所以干吧.




最后DDR信号就出来了.







然后继续右键Create HDL Wrapper.



最后顶层文件就出来了。



为了确保一切没问题,简单综合一下,确定没有错误了,选择File → Export → Export Hardware,由于没有PL设计,所以可以无需包含bitstream.



接着启动SDK(File → Launch SDK).

SDK

Software Development Kit



记得上次固化工程时候是怎样的,新建一个fsbl,这次不了,这次主要就是为了ARM Hello World,所以新建一个工程,名字暂且叫helloworld吧.

SDK New Project

Application Project
Create a managed make application project.

Project name:

☒ Use default location

Location:

Choose file system:

OS Platform:

Target Hardware

Hardware Platform:

Processor:

Target Software

Language: ☒ C ☐ C++


Compiler:

Hypervisor Guest:


Board Support Package: ☒ Create New

☐ Use existing


Next后就知道我要新建一个Hello World了,挺厉害的吧.




编译然后开始调试。




弹出的提示也Yes,然后就进入调试界面了.



可以看到第一个A9正在跑呢.



拿起手里熟悉的串口工具来试试吧.



写在最后,为什么没有用PL实现串口,因为PL实现串口不但麻烦,不环保,而且为什么不发挥ARM C编程优势呢?到这里了,应该很熟悉主要操作了,后续的教程里必然会省略很多这些步骤,如果不熟悉就不断训练吧.