

Hardware Modeling

Advanced Synthesis

Vienna University of Technology
Department of Computer Engineering
ECS Group



- Memory instances
- Common synthesis pitfalls
- ▶ Live Demo

### Memory Instances

- **▶**ROM
  - Asynchronous
  - Synchronous
- **►**RAM
  - Single Port (rw)
  - Dual Port (r/rw)
  - Triple Port (r/r/w)

#### Asynchronous ROM

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity async_rom is
   port
   (
    address : in std_logic_vector(7 downto 0);
    data : out std_logic_vector(7 downto 0)
   );
end entity async_rom;
```

#### Asynchronous ROM

```
architecture beh of async rom is
  subtype ROM_ENTRY_TYPE is std_logic_vector(7 downto 0);
  type ROM_TYPE is array (0 to (2 ** 8) - 1) of ROM_ENTRY_TYPE;
  constant rom : ROM TYPE :=
    0 => x"FF", 1 => x"AA", 30 => x"55", ...,
    others \Rightarrow x"00"
begin
 process (address)
 begin
    data <= rom(to_integer(unsigned(address)));</pre>
  end process;
end architecture beh;
```

### Synchronous ROM

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity sync_rom is
   port
   (
      clk : in std_logic;
      address : in std_logic_vector(7 downto 0);
      data : out std_logic_vector(7 downto 0)
   );
end entity sync_rom;
```

#### Synchronous ROM

```
architecture beh of sync_rom is
  subtype ROM_ENTRY_TYPE is std_logic_vector(7 downto 0);
  type ROM_TYPE is array (0 to (2 ** 8) - 1) of ROM_ENTRY_TYPE;
  constant rom : ROM TYPE :=
    0 => x"FF", 1 => x"AA", 30 => x"55", ...,
    others \Rightarrow x"00"
begin
 process(clk)
 begin
    if rising edge(clk) then
      data <= rom(to_integer(unsigned(address)));</pre>
    end if;
  end process;
end architecture beh;
```

# Synchronous Single Port RAM

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity sp_ram is
  generic
   ADDR WIDTH: integer range 1 to integer high;
   DATA_WIDTH : integer range 1 to integer high
  port
   clk : in std logic;
   address : in std_logic_vector(ADDR_WIDTH - 1 downto 0);
   data_out : out std_logic_vector(DATA_WIDTH - 1 downto 0);
         : in std_logic;
   wr
   data_in : in std_logic_vector(DATA_WIDTH - 1 downto 0)
end entity sp ram;
```

# Synchronous Single Port RAM

```
architecture beh of sp_ram is
  subtype RAM_ENTRY_TYPE is std_logic_vector(DATA_WIDTH - 1 downto 0);
  type RAM_TYPE is array (0 to (2 ** ADDR_WIDTH) - 1) of RAM_ENTRY_TYPE;
  signal ram : RAM_TYPE := (others => x"00");
begin
  process(clk)
  begin
    if rising edge(clk) then
      data_out <= ram(to_integer(unsigned(address)));</pre>
      if wr = 1' then
        ram(to_integer(unsigned(address))) <= data_in;
      end if;
    end if;
  end process;
end architecture beh;
```

### Synchronous Dual Port RAM

```
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity dp ram is
 generic
   ADDR WIDTH: integer range 1 to integer high;
   DATA_WIDTH : integer range 1 to integer high
  port
       : in std_logic;
    clk
   address1 : in std_logic_vector(ADDR_WIDTH - 1 downto 0);
   data_out1 : out std_logic_vector(DATA_WIDTH - 1 downto 0);
           : in std_logic;
   wr1
   data_in1 : in std_logic_vector(DATA_WIDTH - 1 downto 0);
    address2 : in std_logic_vector(ADDR_WIDTH - 1 downto 0);
   data out2 : out std logic vector(DATA WIDTH - 1 downto 0)
);
end entity dp_ram;
```

#### Synchronous Dual Port RAM

```
architecture beh of dp_ram is
  subtype RAM_ENTRY_TYPE is std_logic_vector(DATA_WIDTH - 1 downto 0);
  type RAM_TYPE is array (0 to (2 ** ADDR_WIDTH) - 1) of RAM_ENTRY_TYPE;
  signal ram : RAM_TYPE := (others => x"00");
begin
  process(clk)
  begin
    if rising edge(clk) then
      data_out1 <= ram(to_integer(unsigned(address1)));</pre>
      data out2 <= ram(to integer(unsigned(address2)));</pre>
      if wr1 = 1' then
        ram(to_integer(unsigned(address1))) <= data_in1;</pre>
      end if;
    end if;
  end process;
end architecture beh;
```

## Synchronous Triple Port RAM

```
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity tp ram is
  generic
   ADDR WIDTH: integer range 1 to integer high;
    DATA_WIDTH : integer range 1 to integer 'high
  );
  port
    clk
                                   : in std logic;
    address1, address2, address3
      in std_logic_vector(ADDR_WIDTH - 1 downto 0);
    data in1
      in std logic vector(DATA WIDTH - 1 downto 0);
    wr1
                                   : in std logic;
    data_out2, data_out3
      out std_logic_vector(DATA_WIDTH - 1 downto 0)
end entity tp ram;
```

## Synchronous Triple Port RAM

```
architecture beh of tp_ram is
  subtype RAM_ENTRY_TYPE is std_logic_vector(DATA_WIDTH - 1 downto 0);
  type RAM_TYPE is array (0 to (2 ** ADDR_WIDTH) - 1) of RAM_ENTRY_TYPE;
  signal ram : RAM TYPE := (others => x"00");
begin
  process(clk)
  begin
    if rising edge(clk) then
      data_out2 <= ram(to_integer(unsigned(address2)));</pre>
      data out3 <= ram(to integer(unsigned(address3)));</pre>
      if wr1 = 1' then
        ram(to_integer(unsigned(address1))) <= data_in1;</pre>
      end if;
    end if;
  end process;
end architecture beh;
```



- Memory instances
- Common synthesis pitfalls
- ▶ Live Demo



# Common Synthesis Pitfalls

- ▶ Complexity
- ▶ Latches

## Complexity

- ▶ and

- *▶*div
- **→**mod

## Complexity


```
entity operation is
  port
  (
    a, b: in std_logic_vector(31 downto 0);
    o : out std_logic_vector(31 downto 0)
  );
end entity operation;
```

```
architecture beh of operation is
begin
  o <= a OPERATION b;
end architecture beh;</pre>
```

#### Complexity - AND




# Complexity - ADD






## Complexity - MUL




## Complexity - DIV



## Complexity - MOD

▶ o <= a mod b;</pre>



# Complexity - Results

Operation	Estim. Frequency	# LUTs	#DSP Blocks à 8 9-bit multiplier
and	845 MHz	32	0
add	320 MHz	32	0
mul	250 MHz	0	1
div	14 MHz	2152	0
mod	7 MHz	2220	0

```
process(i1, i2, i3)
begin

if i1 = '1' and i2 = '1' then
   o <= i3;
end if;
end process;</pre>
```

```
process(i1, i2, i3)
begin

if i1 = '1' and i2 = '1' then
    o <= i3;
end if;
end process;</pre>
```

```
Info: Found 2 design units, including 1 entities, in source file latch.vhd

Info: Found 2 design units, including 1 entities, in source file latch.vhd

Info: Blaborating entity "latch!" for the top level hierarchy


Warning (10631): VHDL Process Statement warning at latch.vhd(14): inferring latch(es) for signal or variable "o", which holds

Info (10041): Inferred latch for "o" at latch.vhd(14)


Info: Implemented 6 device resources after synthesis - the final resource count might be different
```

```
process(i1, i2, i3)
begin

if i1 = '1' and i2 = '1' then
    o <= i3;
end if;
end process;</pre>
```





```
process(i1, i2, i3)
begin
    o <= '0';
    if i1 = '1' and i2 = '1' then
        o <= i3;
    end if;
end process;</pre>
```






- Memory instances
- Common synthesis pitfalls
- ▶ Live Demo





Inputs: i/cnt

Outputs: o/clear\_cnt




Inputs: i/cnt

Outputs: o/clear\_cnt

State	Output	Condition	Next state
idle0	0/1	1/X	timeout0
timeout0	0/0	0/X	idle0
		1/CNT_MAX	idle1
idle1	1/1	0/X	timeout1
timeout1	1/0	1/X	idle1
		O/CNT_MAX	idle0

Design Entry





Synthesis: Quartus



#### Additional Literature

- Device specific guidelines
  - Device datasheets
  - Manufacturer user guides and recommendations
- Platform specific guidelines
  - Board datasheet
- ► VHDL language guide
  - Peter Ashenden The Designer's Guide to VHDL, 3<sup>rd</sup> edition



- Memory instances
- Common synthesis pitfalls
  - Complexity
  - Latches
- Live Demo