San Jose State University Department of Computer Engineering

CMPE 140 Lab Report

Lab 8 Report

Title Pipelined MIPS Processor & I/O Interface

Semester Spring 2019 Date 04/24/19

by

Name Nickolas Schiffer SID 012279319

Name Salvatore Nicosia SID 012013599

Name Jonathan Beard SID 011889784

Name Priyank Varshney SID 010515258

Lab Checkup Record

Week	Performed By (signature)	Checked By (signature)	Tasks Successfully Completed*	Tasks Partially Completed*	Tasks Failed or Not Performed*
1	SN Roce	W.S	100%		
2	SN De	US	100%		
3	Mg SN Proun Note	cl S	100%	10 10 10 10 10 10 10 10 10 10 10 10 10 1	
4	m Son from	WS	100%	rî	

^{*} Detailed descriptions must be given in the report.

I. INTRODUCTION

The purpose of this lab is to convert the single-cycle MIPS processor into a five-stage pipelined design with the factorial accelerator interfaced with the GPIO module. The design of the pipelined MIPS processor included fetch, decode, execute, memory, and writeback stages. The design of the pipelined MIPS processor was then tested via functional verification and FPGA validation on the Nexys 4 DDR FPGA board.

II. DESIGN METHODOLOGY

Single Cycle System on a Chip:

This lab was divided into two major parts, a single cycle system on a chip (SoC) design, Figure 2, and a pipelined version of the MIPS processor working with the SoC, Figure 4. The single-cycle MIPS processor was completed in the last lab and was included as a whole into the project. The factorial accelerator was rewritten in a manner that allowed each multiplication and countdown to take a single clock cycle, more on the performance analysis later. The GPIO was added to be able to easily interface with the factorial unit and the MIPS processor. The MIPS architecture uses memory mapped interfaces for the peripherals that are interacting with the processor. Table 2 shows the memory mapping that is used for the factorial unit interface and the GPIO interface. The "address" line shown in Figure 2 coming from the single cycle MIPS is pulled directly off of the output from the instruction memory and is decoded in the system level decoder and the proper addresses are sent to the GPIO and Factorial units. This enables each unit to properly identify when they need to operate and they pull the data from MIPS off of the Writedata line.




Figure 1: Single Cycle MIPS microarchitecture




Figure 2: SoC Interface Schematic Single Cycle

Table 1. MIPS Control

Mips Control					
Base Address	Address Range	R/W	Description		
0x00000000	0x00 - 0xFC	R/W	Data Memory		
0x00000800	0x00 - 0x0C	R/W	Factorial Accelerator		
0x00000900	0x00 - 0x0C	R/W	General Purpose I/O		

Table 2. Factorial Accelerator Memory Map

Factorial Accelerator Memory Map							
					Decoder Output		
Address	R/W	Register Name	Bits	Bit Definition	WE1	WE2	RdSel
00	R/W	Data Input (n)	31:4	Unused			
00	R/W		3:0	n[3:0]	1	0	00
01	R/W	Control Input (n)	31:1	Unused			
01	K/W		0	Go Bit	0	1	01
10			31:2	Unused			
	R	Control Output (Done, Err)	1	Err bit	0	0	10
			0	Done bit	0	0	10
11	R	Data Output (Result)	31:0	nf[31:0]	0	0	11

Table 3. GPIO Memory Map

GPIO Memory Map						
				Decoder Output		
Address	R/W	Register Name	Bits	Bit Definition	WE2	RdSel
00	R	Input1	31:0	General Input	0	00
01	R	Input2	31:0	General Input	0	01
10	R/W	Output1	31:0	General Output	0	10
11	R/W	Output2	31:0	General Output	1	11

Pipelined MIPS Processor:

In order to change the MIPS processor into a pipelined design 4 registers were added to the processor that held certain signals, all shown in Figure 3. This resulted in 5 stages: Fetch, Decode, Execute, Memory, and Writeback. With the addition of the registers came a set of data and signal hazards that needed to be addressed, along with the realization that certain instructions would complete or need data from previous instructions before it was ready.

The main issue was that the branch instruction did not require many of the later pieces of the data path and could be moved to the Decode phase with the addition of a comparator, which looked at both rd lines from the register file and moving the current branch signal comparator to the Decode phase. This resulted in the branch instruction only requiring 2 cycles and potentially needing to flush other commands that came after it. The method taken was to add in 2 nop instructions after the branch instruction in the program.

Similarly, any R type instruction would need all 5 cycles to complete, but if the following command required one of the registers from the previous command, the register would not be ready for 2 more clock cycles. In this case, 2 more nops were added. Finally, after the last jump instruction, 4 nops were placed to ensure the processor always had commands to read in, since the jump instruction did not execute until the 5th phase. Store word (sw) completed in 4 cycles, but there was not any conflict in the program given.




Figure 3: Pipelined MIPS microarchitecture




Figure 4: SoC Interface Schematic Pipelined

The following diagram shows where the data hazards can occur. The orange in the diagram shows where the data is available; whereas, the red shows where the data is needed. It is evident that at least one stall is required (in yellow), depending on the instruction. Nops were used in lieu of a hardware solution because it was easier to implement; however, the more comprehensive solution of eliminating the data and signal hazards does not decrease the number of clock cycles. The benefit provided by addressing these hazards is more in line with the ease of assembly and generality of the architecture and instruction protocol.




Figure 5: Pipelined waterfall diagram

Performance Analysis of hardware accelerated n!

The software solution and the hardware accelerated versions of the factorial program were compared to analyze the performance gain for the single cycle SOC and pipelined MIPS SOC. The following equations show the results along with graphs shown in Figure 6 and 7. It was found that the hardware accelerated version was close to 14 times more efficient than the software version of the program. Using the pipelined version of the MIPS processor, the efficiency increase dropped to close 3.

Single Cycle MIPS:

$$ET_{MIPS} = 14(n-14) + 13$$

Hardware accelerated:

$$ET_{hardware} = n + 2$$

Performance gain single cycle:

$$\frac{perf_{hardware}}{perf_{MIPS}} = \frac{\frac{1}{ET_{hardware}}}{\frac{1}{ET_{MIPS}}}$$

$$\frac{ET_{MIPS}}{ET_{hardware}} = \frac{14(n-1)+13}{n+2} = \frac{14n-1}{n+2} \approx 14$$




Figure 6: Single-Cycle MIPS Processor Performance

Pipelined MIPS:

$$ET_{MIPS} = \frac{14(n-14)+13}{5}$$

Performance gain pipelined:

$$\frac{perf_{hardware}}{perf_{MIPS}} = \frac{\frac{1}{ET_{hardware}}}{\frac{1}{ET_{MIPS}}}$$

$$\frac{ET_{MIPS}}{ET_{hardware}} = \frac{14(n-1)+13}{5(n+2)} = \frac{14n-1}{5n+10} \approx 2.8$$




Figure 7: Pipelined MIPS Processor Performance

III. TESTING PROCEDURE

The extended version of the single-cycle MIPS processor was functionally verified by writing an eyeballing testbench which uses the new.dat containing the instructions to run (see appendix). The Verilog source code (see appendix) was used to set up the validation environment on the Nexys 4 board as shown in *Figure 8*.




Figure 8: Validation environment setup for Pipelined MIPS processor

IV. TESTING RESULTS

The sample program resides in memory imem. As the clock is triggered, the instructions are executed accordingly. *Figures 9 and 10* show the results of the testbench for the Single Cycle SoC for 5! and 12! and 5! and 6! respectively. All of the results in simulation worked just as expected for both the Single Cycle System on Chip and the Pipelined Processor.




Figure 9: Testbench of Single Cycle System on a Chip, 5! and 12! shown




Figure 10: Testbench of Pipelined processor, 5! and 6! shown.

Figures 11 to 15 show the execution results of the instruction 0x08000015. The results displayed in the pictures show the content of the registers \$v0, \$a0, \$t0, \$s0, \$ra as well as the program counter and instruction. The results achieved are recorded in *Table 3* and match the output results of the MIPS assembler simulation.

The FPGA validation was done using the 5KHz clock signal as the clock. Due to the nature of the program and the architecture, the result is persistent and will continue to show on the 7-segment display. The following table shows the input, expected result (in hex and decimal), and actual result.

Input	Hex (expected)	Decimal (expected)	Result (hex)
15	ERR	ERR	ERR
12	1C8CFC00	479,001,600	1C8CFC00
4	18	24	18
2	2	2	2
0	1	1	1

Table 4. FPGA Validation Results




Figure 11: Factorial Error (>12)




Figure 12: Result of 12!




Figure 13: Result of 4!




Figure 14: Result of 2!




Figure 15: Result of 0!

V. CONCLUSION

Ultimately, all tasks were successfully complete in the lab. The SoC interface design was implemented with full integration of the pipelined MIPS processor, factorial unit and the GPIO module. The lab provided a deeper insight into the process of implementing SoC design and validating it with a unit level testbench and hardware validation with the Nexys 4 FPGA board.

VI. SUCCESSFUL TASKS

- 1. Drafted pipelined MIPS microarchitecture
- 2. Drafted Digital Copy of SoC interface Schematic
- 3. Created tables for MIPS control unit
- 4. Calculated performance analysis of hardware
- 5. Tested with unit level testbench waveforms with interface wrappers
- 6. Implemented interface design for SoC with factorial unit, GPIO module, and single cycle MIPS processor
- 7. Completed full integration of SoC using pipelined MIPS processor

VII. APPENDIX

A. SOURCE CODE:

```
Source Program Non-Pipelined
main: addi $t0, $0, 0x0F # $t0 = 0x0F
              addi $t1, $0, 1 # $t1 = 1
              sll $t4, $t1, 4 \# $t4 = $t1 << 4
fact: lw $t2, 0x0900($0) # read switches
              and $t3, $t2, $t0 # get input data n
              sw $t2, 0x0800($0) # write input data n
              sw $t1, 0x0804($0) # write control Go bit
poll: lw $t5, 0x0808($0) # read status Done bit
              beq $t5, $0, poll # wait until Done == 1
              srl $t5, $t5, 1 \# $t5 = $t5 >> 1
              and $t5, $t5, $t1 # get status Error bit
              and $t3, $t2, $t4 # get display Select
              or $t3, $t3, $t5 # combine Sel and Err
              lw $t5, 0x080C($0) # read result data nf
              sw $t3, 0x0908($0) # display Sel and Err
              sw $t5, 0x090C($0) # display result nf
done: j fact # repeat fact loop
```

Source Program with Nop

```
main: addi $t0, $0, 0x0F # $t0 = 0x0F
              addi $t1, $0, 1 # $t1 = 1
              sll $0, $0, 0
              sll $0, $0, 0
              sll $t4, $t1, 4 # $t4 = $t1 << 4
fact: lw $t2, 0x0900($0) # read switches
              sll $0, $0, 0
              sll $0, $0, 0
              and $t3, $t2, $t0 \# get input data n
              sw $t2, 0x0800($0) # write input data n
              sw $t1, 0x0804($0) # write control Go bit
poll: lw $t5, 0x0808($0) # read status Done bit
              sll $0, $0, 0
              sll $0, $0, 0
              beq $t5, $0, poll # wait until Done == 1
              srl $t5, $t5, 1 # $t5 = $t5 >> 1
              sll $0, $0, 0
              sll $0, $0, 0
```

```
and $t5, $t5, $t1 # get status Error bit
and $t3, $t2, $t4 # get display Select
sll $0, $0, 0
sll $0, $0, 0

or $t3, $t3, $t5 # combine Sel and Err
lw $t5, 0x080C($0) # read result data nf
sll $0, $0, 0
sw $t3, 0x0908($0) # display Sel and Err
sw $t5, 0x090C($0) # display result nf

done: j fact # repeat fact loop
sll $0, $0, 0
```

mips pipelined.v

```
module mips pipelined(
        input wire
                            clk,
        input wire
                            rst,
        input wire [4:0] ra3,
input wire [31:0] instr,
input wire [31:0] rd_dm,
        output wire
                            we_dm,
        output wire [31:0] pc current,
        output wire [31:0] alu out,
        output wire [31:0] wd_dm,
        output wire [31:0] rd\overline{3},
        output wire [31:0] address
    );
/* Wires */
    /* FETCH STAGE */
        wire [31:0] pc_currentF;
        wire [31:0] pc plus4F;
    /* DECODE STAGE */
        wire [31:0] pc_plus4D;
        wire [31:0] btaD;
        wire [31:0] rd1D;
        wire [31:0] rd2D;
        wire [31:0] wdD;
        wire [31:0] jtaD;
        /* CU */
            wire
                         branchD;
            wire
                         jumpD;
```

```
wire
                    reg_dstD;
       wire
                   we regD;
                   alu srcD;
        wire
       wire
                    we dmD;
                    dm2regD;
        wire
       wire [3:0] alu_ctrlD;
wire [1:0] hilo_mux_ctrlD;
       wire
                   hilo weD;
        wire
                    jr mux ctrlD;
                   jal_wd_muxD;
        wire
        wire
                    jal_wa_muxD;
    wire [31:0] sext immD;
   wire [4:0] instrD 20 16;
    wire [4:0] instrD 15 11;
   wire [4:0] shamtD;
   wire [31:0] addressD;
/* EXECUTE STAGE */
   wire [31:0] wdE;
   wire
                jr_mux_ctrlE;
   wire
               jumpE;
             hilo_weE;
   wire
   wire [1:0] hilo_mux_ctrlE;
   wire
                dm2regE;
                we dmE;
   wire
              branchE;
   wire
   wire [3:0] alu ctrlE;
   wire
              alu_srcE;
   wire
                reg_dstE;
   wire
                we_regE;
   wire
                jal wa muxE;
                jal wd muxE;
   wire
   wire [31:0] rd1 outE;
   wire [31:0] rd2_outE;
   wire [4:0] instrE_20_16;
wire [4:0] instrE_15_11;
   wire [31:0] pc plus4E;
   wire [4:0] shamtE;
    wire [31:0] sext_immE;
   wire [31:0] alu outE;
    wire [31:0] addressE;
   wire [31:0] jtaE;
   wire [31:0] jrE;
   wire [4:0] waE;
    wire [31:0] mult hiE;
    wire [31:0] mult_loE;
    wire [31:0] wd dmE;
```

```
assign wd dmE = rd2 outE;
       //assign wd dm = wd dmE;
       assign alu out = alu outM;
   /* MEMORY STAGE */
      //wire pc_srcM;
      // wire [31:0] btaM;
             jr_mux_ctrlM;
      wire
      wire
                  jumpM;
                 hilo_weM;
      wire
      wire [1:0] hilo_mux_ctrlM;
      wire
                 dm2regM;
      wire
                 we dmM;
      wire [31:0] wd dmM;
      wire [31:0] mult hiM;
      wire [31:0] mult_loM;
      wire [31:0] jrM;
      wire [4:0] waM;
      wire
                  jal wa muxM;
                  jal wd muxM;
      wire
      wire [31:0] rd dmM;
      wire [31:0] hi outM;
      wire [31:0] lo_outM;
      wire [31:0] jtaM;
   /* WRITEBACK STAGE */
      wire [31:0] pc_nextW;
       wire jr_mux_ctrlW;
                  jumpW;
       wire
       wire [31:0] jrW;
       wire we regW;
       wire [4:0] waW;
       wire [31:0] jtaW;
                 jal_wd_muxW;
       wire
       wire [31:0] hilo_mux_outW;
       wire [1:0] hilo_mux_ctrlW;
       wire
                  dm2regW;
       wire [31:0] alu outW;
       wire [31:0] hi outW;
       wire [31:0] lo outW;
       wire [31:0] wd_rfW;
       wire [31:0] rd dmW;
assign pc_current = pc_currentF;
/* FETCH STAGE */
   wire [31:0] pc pc src mux;
   wire [31:0] pc_jump_mux;
   mux2 #(32) pc src_mux (
      .sel
                        (pc srcD),
       .a
                        (pc_plus4D), //TODO: double check that this shouldn't be 27:0
       .b
                        (btaD),
```

```
(pc_pc_src_mux)
        • У
   );
   mux2 #(32) jump_mux
       .sel
                          (jumpW),
        . a
                          (pc_pc_src_mux),
        .b
                          (jtaW),
                          (pc jump mux)
       • У
   );
   mux2 #(32) jr mux
                          (jr mux ctrlW),
       .sel
                          (pc_jump_mux),
       .a
        .b
                          (jrW),
                          (pc_nextW)
       • У
   );
   dreg #(32) pc reg
                          (clk),
       .clk
       .rst
                          (rst),
       .d
                          (pc nextW),
                          (pc_currentF)
       .q
   );
   //imem
   adder pc_plus4
       .a
                          (pc currentF),
                          (32'd4),
        .b
                          (pc plus4F)
       • У
   );
   /* D Stage Reg Interface */
   D Stage Reg D Stage Reg (
                         (clk),
       .clk
       .rst
                         (rst),
       .instrF
                         (instr),
                         (pc_plus4F),
       .pc_plus4F
        .instrD
                          (instrD),
                          (pc_plus4D)
       .pc_plus4D
   );
/* DECODE STAGE */
   controlunit cu (
      .opcode
                          (instrD[31:26]),
       .funct
                          (instrD[5:0]),
       .branch
                          (branchD),
       .jump
                          (jumpD),
       .reg_dst
                          (reg_dstD),
       .we_reg
                          (we regD),
       .alu src
                          (alu srcD),
        .we_dm
                          (we_dmD),
       .dm2reg
                          (dm2regD),
       .alu ctrl
                         (alu ctrlD),
       .hilo mux ctrl (hilo mux ctrlD),
       .hilo_we
                          (hilo_weD),
       .jr_mux_ctrl
                          (jr_mux_ctrlD),
       .jal wd mux sel
                         (jal wd muxD),
```

```
.jal_wa_mux_sel (jal_wa_muxD)
regfile rf (
    .clk
                       (clk),
    .we
                       (we regW),
    .ra1
                      (instrD[25:21]),
   .ra2
                      (instrD[20:16]),
   .ra3
                      (ra3),
   .wa
                      (waW),
    .wd
                      (wdD),
    .rd1
                       (rd1D),
    .rd2
                       (rd2D),
    .rd3
                      () //TODO not sure if we're using this
);
signext se (
                      (instrD[15:0]),
   .a
                       (sext immD)
    • У
);
mux2 #(32) jal_wd_mux (
   .sel
                       (jal wd muxW),
                       (hilo_mux_outW),
    .b
                       (pc_plus4D),
                       (wdD)
    • У
);
assign shamtD = instrD[10:6];
assign instrD_20_16 = instrD[20:16];
assign instrD 15 11 = instrD[15:11];
assign jtaD = \{pc plus4D[31:28], instrD[25:0], 2'b00\}; //TODO not sure about this one.
adder pc_plus_br
                      ({sext_immD[29:0], 2'b00}),
    .a
    .b
                      (pc plus4D),
    • У
                      (btaD)
);
assign pc srcD = ((rd1D == rd2D) && branchD) ? 1 : 0;
assign addressD = instrD;
/* E Stage Reg Interface */
E Stage Reg E Stage Reg (
   .clk
                      (clk),
    .rst
                      (rst),
    .jr_mux_ctrlD
                      (jr_mux_ctrlD),
    .jumpD
                       (jumpD),
    .hilo weD
                      (hilo weD),
   .hilo_mux_ctrlD (hilo_mux_ctrlD),
   .dm2regD
                      (dm2regD),
    .we dmD
                      (we dmD),
    //.branchD
                       (branchD),
    .alu ctrlD
                      (alu ctrlD),
                      (alu_srcD),
    .alu_srcD
    .reg_dstD
                      (reg_dstD),
                      (we regD),
    .we reqD
    .jal wa muxD
                       (jal wa muxD),
    .jal_wd_muxD
                      (jal_wd_muxD),
    .rd1D
                       (rd1D),
```

```
.rd2D
                          (rd2D),
       .instrD 20 16
                         (instrD 20 16),
       .instrD_15_11
                         (instrD_15_11),
       .pc plus4D
                          (pc plus4D),
       .shamtD
                          (shamtD),
       .sext immD
                          (sext immD),
                          (addressD),
       .addressD
       .jtaD
                          (jtaD),
       .jr_mux_ctrlE
                         (jr_mux_ctrlE),
       .jumpE
                         (jumpE),
       .hilo_weE
                         (hilo_weE),
       .hilo_mux_ctrlE (hilo_mux_ctrlE),
       .dm2regE
                          (dm2regE),
       .we dmE
                          (we_dmE),
       //.branchE
                          (branchE),
       .alu ctrlE
                         (alu ctrlE),
                         (alu_srcE),
       .alu_srcE
                         (reg_dstE),
       .reg_dstE
       .we_regE
                          (we_regE),
       .jal wa muxE
                          (jal wa muxE),
       .jal_wd_muxE
                          (jal_wd_muxE),
       .rd1 outE
                          (rd1 outE),
       .rd2_outE
                          (rd2_outE),
       .instrE 20 16
                          (instrE 20 16),
       .instrE_15_11
                         (instrE_15_11),
       .pc plus4E
                         (pc plus4E),
       .shamtE
                          (shamtE),
       .sext immE
                          (sext immE),
       .addressE
                          (addressE),
       .jtaE
                          (jtaE)
   );
/* EXECUTE STAGE */
   wire [31:0] alu_paE;
   wire [31:0] alu pbE;
   wire
              zeroE;
   wire [4:0] rf_wa;
   assign alu_paE = rd1_outE;
   mux2 #(32) alu_pb_mux (
                    (alu_srcE),
       .sel
       .a
                       (rd2_outE),
       .b
                       (sext immE),
                       (alu_pbE)
       • У
   );
   alu alu
       .op
                       (alu ctrlE),
                       (alu_paE),
       .a
       .b
                       (alu_pbE),
       //.zero
                        (zeroE),
```

```
(alu_outE),
                    (shamtE)
    .shamt
mux2 #(5) rf_wa_mux ( //TODO move to D
    .sel
                 (reg_dstE),
                    (instrE_20_16),
    .a
    .b
                   (instrE 15 11),
                    (rf wa)
    • У
);
mux2 #(5) jal_wa_mux (
    .sel
                   (jal wa muxE),
                    (rf_wa),
    . a
                    (5'd31),
    .b
                    (waE)
    • У
);
mult_inf #(32) mult (
    .a
                    (rd1 outE),
    .b
                    (rd2_outE),
                    ({mult hiE, mult loE})
    .out
);
/* M Stage Interface */
M_Stage_Reg M_Stage_Reg (
    .clk
                   (clk),
    .rst
                    (rst),
                  (jr_mux_ctrlE),
    .jr_mux_ctrlE
    .jumpE
                    (jumpE),
    .hilo weE
                  (hilo weE),
    .hilo mux ctrlE (hilo mux ctrlE),
    .dm2regE (dm2regE),
    .we dmE
                    (we dmE),
                    (we regE),
    .we regE
    .alu_outE
                    (alu_outE),
    .wd dmE
                    (wd dmE),
    .mult_hiE
                    (mult_hiE),
    .mult_loE
                    (mult_loE),
    .jrE
                    (jrE),
    .waE
                    (waE),
    .jal wa muxE
                   (jal wa muxE),
    .jal wd muxE (jal wd muxE),
    .addressE
                   (addressE),
    .jtaE
                    (jtaE),
    .jr_mux_ctrlM (jr_mux_ctrlM),
    .jumpM
                    (jumpM),
    .hilo weM
                    (hilo weM),
    .hilo_mux_ctrlM (hilo_mux_ctrlM),
    .dm2regM
                (dm2regM),
    .we_dmM
                    (we_dmM),
                    (we_regM),
    .we_regM
    .alu_outM
                    (alu_outM),
    .wd dmM
                    (wd dm),
    .mult_hiM
                    (mult_hiM),
    .mult_loM
                    (mult_loM),
```

```
.jrM
                         (jrM),
                         (waM),
        .waM
        .jal_wa_muxM
                         (jal_wa_muxM),
        .jal_wd_muxM
                         (jal_wd_muxM),
        .addressM
                         (address),
        .jtaM
                         (jtaM)
   );
/* MEMORY STAGE */
   assign alu_out = alu_outM;
   assign wd_dm = wd_dmM;
assign we_dm = we_dmM;
   assign rd dmM = rd dm;
   //inferred and gate
   //connections to data mem
   HiLo reg #(32) hi lo reg (
        .clk
                         (clk),
        .rst
                         (rst),
                         (hilo weM),
        .we
        .hi
                         (mult hiM),
                         (mult_loM),
        .10
        .hi out
                         (hi_outM),
                         (lo outM)
        .lo out
   );
   /* W Stage Reg Interface */
   W_Stage_Reg W_Stage_Reg (
        .clk
                         (clk),
        .rst
                         (rst),
                        (jr_mux_ctrlM),
        .jr_mux_ctrlM
        .jumpM
                         (jumpM),
        .hilo mux ctrlM (hilo mux ctrlM),
        .dm2regM
                       (dm2regM),
        .we_regM
                         (we_regM),
        .alu outM
                         (alu outM),
        .rd dmM
                         (rd dmM),
        .hi_outM
                         (hi outM),
        .lo outM
                         (lo outM),
        .jrM
                         (jrM),
        .waM
                         (waM),
        .jtaM
                         (jtaM),
        .jal_wd_muxM
                         (jal_wd_muxM),
        .jr mux ctrlW
                        (jr mux ctrlW),
        .jumpW
                         (jumpW),
        .hilo_mux_ctrlW (hilo_mux_ctrlW),
        .dm2regW
                         (dm2regW),
        .we_regW
                         (we regW),
        .alu outW
                         (alu outW),
        .rd dmW
                         (rd dmW),
        .hi_outW
                         (hi_outW),
        .lo_outW
                         (lo_outW),
                         (jrW),
        .jrW
        . waW
                         (waW),
                         (jtaW),
        .jtaW
        .jal wd muxW
                         (jal wd muxW)
   );
```

```
/* WRITEBACK STAGE */
   mux2 #(32) rf_wd_mux (
      .sel (dm2regW),
                       (alu_outW),
       .a
                       (rd dmW),
       .b
                      (wd_rfW)
       • У
   mux4 #(32) hilo_mux (
      .sel
              _____(hilo_mux_ctrlW),
                      (wd_rfW),
       .a
                      (lo_outW),
(hi_outW),
        .b
       . C
       .d
                      (32<mark>'</mark>d0),
                      (hilo_mux_outW)
       • Y
   );
endmodule
```

```
d stage reg.v
module D_Stage_Reg(
   input clk, rst,
   input [31:0] instrF,
   input [31:0] pc_plus4F,
   output reg [31:0] instrD,
   output reg [31:0] pc_plus4D
   always @ (negedge clk, posedge rst) begin
        if (rst) begin
           instrD <= 0;
           pc_plus4D <= 0;</pre>
        else begin
          instrD <= instrF;</pre>
           pc_plus4D <= pc_plus4F;</pre>
        end
    end
endmodule
```

```
module E_Stage_Reg(
  input     clk, rst,
  input     jr_mux_ctrlD,
  input     jumpD,
  input     hilo_weD,
```

```
input [1:0] hilo_mux_ctrlD,
   input dm2regD,
   input
               we dmD,
   //input
                branchD,
   input [3:0] alu ctrlD,
   input
               alu srcD,
               reg dstD,
   input
   input
               we regD,
   input
               jal_wa_muxD,
   input
               jal_wd_muxD,
   input [31:0] rd1D,
   input [31:0] rd2D,
   input [4:0] instrD_20_16,
   input [4:0] instrD 15 11,
   input [31:0] pc plus4D,
   input [4:0] shamtD,
   input [31:0] sext immD,
   input [31:0] addressD,
   input [31:0] jtaD,
   output reg
                   jr_mux_ctrlE,
   output reg
                jumpE,
hilo_weE,
   output reg
   output reg [1:0] hilo_mux_ctrlE,
               dm2regE,
   output reg
                    we_dmE,
branchE,
   output reg
   //output reg
   output reg [3:0] alu ctrlE,
   output reg
                 alu srcE,
                    reg_dstE,
   output reg
                    we_regE,
   output reg
   output reg
                     jal wa muxE,
                    Ja⊥_~~_.
jal_wd_muxE,
   output reg
   output reg [31:0] rd1_outE,
   output reg [31:0] rd2 outE,
   output reg [4:0] instrE_20 16,
   output reg [4:0] instrE 15 11,
   output reg [31:0] pc plus4E,
   output reg [4:0] shamtE,
   output reg [31:0] sext immE,
   output reg [31:0] addressE,
   output reg [31:0] jtaE
   );
always @ (negedge clk, posedge rst) begin
   if (rst) begin
       jr_mux_ctrlE <= 0;</pre>
       jumpE
                    <= 0;
                   <= 0;
       hilo weE
       hilo_mux_ctrlE <= 0;
       dm2regE \ll 0;
                      <= 0;
       we dmE
```

```
<= 0;
      //branchE
      alu ctrlE
                 <= 0;
      alu srcE
                 <= 0;
                  <= 0;
      reg_dstE
                   <= 0;
      we regE
      jal_wa_muxE
                   <= 0;
                  <= 0;
      jal_wd_muxE
      rd1 outE
                  <= 0;
      rd2_outE
                   <= 0;
      instrE 20 16 <= 0;
      instrE_15 11 <= 0;
      pc_plus4E
                  <= 0;
                 <= 0;
      shamtE
      sext_immE
                  <= 0;
                 <= 0;
      addressE
                  <= 0;
      jtaE
   end
   else begin
     jr_mux_ctrlE <= jr_mux_ctrlD;</pre>
      hilo_mux_ctrlE <= hilo_mux_ctrlD;
      dm2regE <= dm2regD;</pre>
      we dmE
      reg_dstE
      we regE
      jal wa muxE <= jal wa muxD;
      jal_wd_muxE <= jal_wd_muxD;</pre>
      rd1 outE
                   <= rd1D;
      rd2_outE
                   <= rd2D;
      instrE 20 16 <= instrD 20 16;
      instrE_15_11 <= instrD_15_11;
      pc_plus4E
                <= pc_plus4D;
      shamtE
                 <= shamtD;
      sext immE
                  <= sext immD;
      addressE
                 <= addressD;
      jtaE
                   <= jtaD;
   end
end
endmodule
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 05/04/2019 06:16:51 PM
// Design Name:
// Module Name: M_Stage_Reg
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module M_Stage_Reg(
  input clk, rst,
             jr_mux_ctrlE,
   input
   input
              jumpE,
            hilo_weE,
   input
   input [1:0] hilo_mux_ctrlE,
   input
           dm2regE,
             we dmE,
   input
   //input
              branchE,
   input
             we regE,
   //input
              zeroE,
   input [31:0] alu outE,
   input [31:0] wd dmE,
   input [31:0] mult hiE,
   input [31:0] mult_loE,
   //input [31:0] btaE,
   input [31:0] jrE,
   input [4:0] waE,
   input
              jal wa muxE,
             jal wd muxE,
   input
   input [31:0] addressE,
   input [31:0] jtaE,
                  jr mux ctrlM,
   output reg
              jumpM,
hilo_weM,
   output reg
   output reg
   output reg [1:0] hilo_mux_ctrlM,
             dm2regM,
   output reg
   output reg
                  we dmM,
                  branchM,
   //output reg
   output reg
                 we_regM,
   //output reg
                  zeroM,
   output reg [31:0] alu outM,
```

```
output reg [31:0] wd_dmM,
   output reg [31:0] mult hiM,
   output reg [31:0] mult loM,
   //output reg [31:0] btaM,
   output reg [31:0] jrM,
   output reg [4:0] waM,
   output reg
                 jal_wa_muxM,
                   jal_wd_muxM,
   output reg
   output reg [31:0] addressM,
   output reg [31:0] jtaM
   );
always @ (negedge clk, posedge rst) begin
   if (rst) begin
       jr_mux_ctrlM <= 0;</pre>
       jumpM <= 0;
hilo_weM <= 0;
       hilo_mux_ctrlM <= 0;
       dm2regM <= 0;</pre>
       we dmM
                    <= 0;
       <= 0;
                      <= 0;
       //zeroM
       alu outM
                     <= 0;
       wd_dmM
                     <= 0;
       mult hiM
                   <= 0;
       mult_loM
                     <= 0;
                      <= 0;
       //btaM
       jrM
                     <= 0;
                     <= 0;
       waM
       jal_wa_muxM
                   <= 0;
       jal wd muxM
                   <= 0;
       addressM
                   <= 0;
       jtaM
                     <= 0;
   end
   else begin
       jr mux ctrlM <= jr mux ctrlE;</pre>
       jumpM <= jumpE;
hilo_weM <= hilo_weE;</pre>
       hilo_mux_ctrlM <= hilo_mux_ctrlE;
       dm2regM <= dm2regE;
                    <= we dmE;
       we dmM
       //branchM
                      <= branchE;
       we_regM
                    <= we_regE;
       //zeroM
                      <= zeroE;
       alu_outM
                    <= alu_outE;
       wd dmM
                     <= wd dmE;
       mult_hiM
                     <= mult_hiE;
       mult loM
                     <= mult loE;
```

```
<= btaE;
       //btaM
                     <= jrE;
       jrΜ
       waM
                     <= waE;
       jal wa muxM
                     <= jal wa muxE;
                   <= jal_wd_muxE;
       jal wd muxM
                     <= addressE;
       addressM
       jtaM
                     <= jtaE;
   end
end
endmodule
```

```
w stage reg.v
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 05/04/2019 05:06:40 PM
// Design Name:
// Module Name: D_Stage_Reg
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module W Stage Reg(
  input clk, rst, input jr_mux_ctrlM,
   input
             jumpM,
   input [1:0] hilo mux ctrlM,
   input
            dm2regM,
   input
             we_regM,
   input [31:0] alu_outM,
   input [31:0] rd dmM,
   input [31:0] hi_outM,
   input [31:0] lo outM,
   input [31:0] jrM,
   input [4:0] waM,
   input [31:0] jtaM,
   input
             jal wd muxM,
   output reg
                  jr mux ctrlW,
   output reg
                  jumpW,
   output reg [1:0] hilo mux ctrlW,
   output reg
                 dm2regW,
```

```
output reg
                     we_regW,
   output reg [31:0] alu outW,
   output reg [31:0] rd dmW,
   output reg [31:0] hi_outW,
   output reg [31:0] lo_outW,
   output reg
                    jal wd muxW,
   output reg [31:0] jrW,
   output reg [4:0] waW, output reg [31:0] jtaW
always @ (negedge clk, posedge rst) begin
   if (rst) begin
      jr_mux_ctrlW <= 0;</pre>
       ______jumpW <= 0;
       hilo_mux_ctrlW <= 0;
       dm2regW - <= 0;
                      <= 0;
       we_regW
                      <= 0;
       alu_outW
       jal_wd_muxW
                      <= 0;
       rd dmW
                      <= 0;
                      <= 0;
       hi outW
                      <= 0;
       lo_outW
                      <= 0;
       jrW
                      <= 0;
       waW
                      <= 0;
       jta₩
   end
   else begin
      jr_mux_ctrlW <= jr_mux_ctrlM;</pre>
       jumpW <= jumpM;</pre>
       hilo_mux_ctrlW <= hilo_mux_ctrlM;
                <= dm2regM;
       dm2regW
                      <= we_regM;
       we_regW
       alu outW
                      <= alu outM;
       rd dmW
                      <= rd dmM;
       hi_outW
                      <= hi_outM;
                      <= lo_outM;
       lo_outW
                      <= jrM;
       jrW
                      <= waM;
       waW
       jtaW
                      <= jtaM;
       jal_wd_muxW
                      <= jal_wd_muxM;
   end
end
endmodule
```

```
gpio_top.v
```

```
input wire [1:0] A,
        input wire WE,
        input wire [WIDTH -1:0] gpi1, //gpi1 not L or I
        input wire [WIDTH -1:0] gpi2,
        input wire [WIDTH -1:0] WD,
        input wire
        input wire
                       CLK,
       output wire [WIDTH -1:0] RD,
       output wire [WIDTH -1:0] gpo1,
       output wire [WIDTH -1:0] gpo2
   );
   wire WE1;
   wire WE2;
   wire [1:0] RdSel;
   gpio_ad gpio_ad(
        .A (A),
        .WE (WE),
       .WE1 (WE1),
       .WE2 (WE2),
       .RdSel (RdSel)
   );
    //gpo1
    fact_reg #(32) gpo1 reg(
       .Clk(CLK),
       .Rst(RST),
       .D(WD),
       .Load_Reg(WE1),
       .Q(gpo1)
       );
       //gpo2
     fact_reg #(32) gpo2_reg(
           .Clk(CLK),
            .Rst(RST),
            .D(WD),
            .Load Reg(WE2),
            .Q(gpo2)
     );
   mux4 #(32) mux_out(
       .sel(RdSel),
        .a (gpi1),
        .b (gpi2),
        .c (gpo1),
.d (gpo2),
        .y (RD)
   );
endmodule
```

```
output wire [1:0] RdSel
   );
    always @ (*) begin
       case(A)
            2'b00:begin
                WE1 = 1'b0;
                WE2 = 1'b0;
            end
            2'b01: begin
               WE1 = 1'b0;
               WE2 = 1'b0;
            end
            2'b10: begin
               WE1 = WE;
               WE2 = 1'b0;
            2'b11: begin
               WE1 = 1'b0;
                WE2 = WE;
            end
            default: begin
               WE1 = 1'bx;
                WE2 = 1'bx;
            end
        endcase
    end
    assign RdSel = A;
endmodule
```

```
module fact_reg#(parameter WIDTH=32)(
   input wire Clk, Rst,
   input wire [WIDTH-1:0] D,
   input wire Load_Reg,
   output reg [WIDTH -1:0] Q);

always @ (posedge Clk, posedge Rst)
begin
   if(Rst) Q <= 0;
   else if (Load_Reg) Q <= D;
   else Q <= Q;
end
endmodule</pre>
```

```
// Engineer:
//
// Create Date: 04/23/2019 10:49:51 PM
// Design Name:
// Module Name: fact top
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module fact_top(
   input [1:0] A,
   input
   input [3:0] WD,
   input
              Rst,
   input
               clk,
   output [31:0] RD
   );
   wire [1:0] RdSel;
   wire WE1, WE2;
   wire [3:0] n;
   wire GoPulseCmb, GoPulse;
   wire Go;
   wire [31:0] nf;
   wire fact_done, fact_err;
   wire [31:0] result;
   wire ResDone, ResErr;
   and_fact #(1) and_fact (
               (WE2),
                 (WD[0]),
       .b
                 (GoPulseCmb)
       . C
       );
   fact_ad address_decoder (
      .A
                 (A),
       .WE
                 (WE),
       .WE2
                 (WE2),
       .WE1
                (WE1),
       .RdSel
                 (RdSel)
       );
   fact_reg #(4) n_reg (
             (Rst),
      .Rst
       .Clk
                 (clk),
                (WE1),
       .Load Reg
       .D
                  (WD),
       .Q
                  (n)
      );
   fact_reg #(1) go_reg (
      .Rst
               (Rst),
       .Clk
                 (clk),
       .Load_Reg (WE2),
                  (WD[0]),
```

```
(Go)
       .Q
       );
    fact_reg #(1) go_pulse_reg (
       .Rst
               (Rst),
       .Clk
                    (clk),
       .Load Reg
                   (1'b1),
       .D
                   (GoPulseCmb),
                    (GoPulse)
       .Q
       );
   FSMmult #(32) fact (
       .D
               ({28'b0,n}),
                (GoPulse),
       .GO
       .RST
                (Rst),
       .CLK
                (clk),
       .doneF
               (fact_done),
       .ERROR
                (fact_err),
       .out
                 (nf)
       );
   fact_reg #(32) result_reg (
       .Rst
                   (Rst),
       .Clk
                   (clk),
       .Load_Reg (fact_done),
       .D
                    (nf),
       .Q
                    (result)
       );
   fact_res_done_reg fact_res_done_reg(
       .Clk (clk),
       .Rst
                    (Rst),
       .GoPulseCmb (GoPulseCmb),
       .Done (fact_done),
.ResDone (ResDone)
       .ResDone
       );
   fact_res_err_reg fact_res_err_reg (
       .Clk (clk),
       .Rst
                    (Rst),
       .GoPulseCmb (GoPulseCmb),
                (fact err),
       .Err
                   (ResErr)
       .ResErr
   mux4 #(32) fact_mux (
                (RdSel),
       .sel
       .a
                    ({28'b0,n}),
                   ({31'b0,Go}),
       .b
                   ({30'b0,ResErr,ResDone}),
       . C
       .d
                   (result),
       • У
                    (RD)
   );
endmodule
```

```
// Create Date: 04/24/2019 12:03:36 AM
// Design Name:
// Module Name: and fact
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module and fact #(parameter WIDTH = 32)(
   input [WIDTH - 1:0] a, b,
   output wire c
   );
   assign c = a \& b;
endmodule
```

fact_ad.v

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 04/23/2019 11:02:37 PM
// Design Name:
// Module Name: fact ad
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module fact ad(
  input wire [1:0] A,
  input wire WE,
  output reg WE1, WE2,
  output wire [1:0] RdSel
  );
  always @ (*) begin
     case(A)
        2'b00: begin
```

```
WE1 <= WE;
                WE2 <= 1'b0;
            end
            2'b01: begin
                WE1 <= 1'b0;
                WE2 <= WE;
            end
            2'b10: begin
                WE1 <= 1'b0;
                WE2 <= 1'b0;
            end
            2'b11: begin
                WE1 <= 1'b0;
                WE2 <= 1'b0;
            end
            default: begin
               WE1 <= 1'bx;
                WE1 <= 1'bx;
            end
        endcase
    end
    assign RdSel = A;
endmodule
```

fact res done reg.v

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 04/23/2019 11:19:40 PM
// Design Name:
// Module Name: fact_res_done_reg
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module fact res done reg(
   input Clk, Rst, GoPulseCmb, Done,
   output reg ResDone
   );
   always @ (posedge Clk, posedge Rst) begin
   if (Rst)
     ResDone <= 1'b0;
   else
     ResDone <= (~GoPulseCmb) & (Done | ResDone);</pre>
```

endmodule

fact res err reg.v

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 04/23/2019 11:34:29 PM
// Design Name:
// Module Name: fact_res_err_reg
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module fact res err reg(
  input Clk, Rst, GoPulseCmb, Err,
   output reg ResErr
   always @ (posedge Clk, posedge Rst) begin
   if (Rst)
      ResErr <= 1'b0;</pre>
   else
      ResErr <= (~GoPulseCmb) & (Err | ResErr);</pre>
   end
endmodule
```

FSMmult.v

```
module FSMmult#(parameter DATA_WIDTH = 32)(
   input [DATA_WIDTH-1:0] D,
   input GO,
   input RST,
   input CLK,
   output wire doneF,
   output wire ERROR,
   output wire [DATA_WIDTH-1:0] out
   );

wire load_cnt, cnt_en, mux_sel, load_reg, buf_oe, gt, ec;
```

```
CU control(
       .GO(GO),
        .GT(gt),
        .CLK(CLK),
        .RST(RST),
        .EC(ec),
        .load_cnt(load_cnt),
        .cnt en(cnt en),
        .mux sel(mux sel),
        .load_reg(load_reg),
        .buf_oe(buf_oe),
        .done(doneF),
        .error(ERROR)
    );
    DP dataP(
        .clk(CLK),
        .load_cnt(load_cnt),
        .en_cnt(cnt_en),
        .sel_mux(mux_sel),
        .load_reg(load_reg),
        .oe_buf(buf_oe),
        .gt(gt),
        .ec(ec),
        .in(D),
        .out(out)
    );
endmodule
```

```
mips.v
module mips (
        input wire
                             clk,
        input wire
                             rst,
        input wire [4:0] ra3,
input wire [31:0] instr,
input wire [31:0] rd_dm,
        output wire
                           we dm,
        output wire [31:0] pc current,
        output wire [31:0] alu_out,
        output wire [31:0] wd_dm,
        output wire [31:0] rd3
    );
    wire
               branch;
    wire
               jump;
    wire
                reg_dst;
    wire
                we_reg;
    wire
                alu src;
    wire
               dm2reg;
    wire [3:0] alu_ctrl;
    wire
               hilo we;
    wire [1:0] hilo_mux_ctrl;
    wire
             jr_mux_ctrl;
    wire
                jal_wd_mux_sel;
                jal_wa_mux_sel;
    wire
    datapath dp (
                               (clk),
             .clk
             .rst
                               (rst),
```

```
(branch),
            .branch
            .jump
                            (jump),
            .reg dst
                             (reg dst),
            .we_reg
                            (we_reg),
            .alu src
                            (alu src),
            .dm2reg
                            (dm2reg),
            .alu_ctrl
                            (alu_ctrl),
            .ra3
                            (ra3),
            .instr
                            (instr),
            .rd dm
                            (rd_dm),
                           (pc_current),
            .pc_current
                            (alu out),
            .alu out
            .wd dm
                            (wd dm),
            .rd3
                            (rd3),
            .hilo we
                            (hilo we),
            .hilo mux ctrl (hilo mux ctrl),
            .jr_mux_ctrl
                           (jr_mux_ctrl),
            .jal_wa_mux_sel (jal_wa_mux_sel),
            .jal_wd_mux_sel (jal_wd_mux_sel)
        );
    controlunit cu (
                            (instr[31:26]),
            .opcode
            .funct
                            (instr[5:0]),
            .branch
                            (branch),
            .jump
                            (jump),
            .reg_dst
                            (reg_dst),
            .we reg
                            (we reg),
            .alu src
                            (alu src),
            .we dm
                            (we_dm),
            .dm2reg
                            (dm2reg),
            .alu ctrl
                            (alu ctrl),
            .hilo_we
                            (hilo_we),
            .hilo_mux_ctrl (hilo_mux_ctrl),
            .jr_mux_ctrl
                            (jr mux ctrl),
            .jal wa mux sel (jal wa mux sel),
            .jal_wd_mux_sel (jal_wd_mux_sel)
        );
endmodule
```

```
cu.v
module CU #(parameter DATA WIDTH = 32)(
   input GO,
    input GT,
    input RST,
   input CLK,
    input EC,
    output reg load_cnt,
    output reg cnt_en,
    output reg mux sel,
    output reg load reg,
    output reg buf_oe,
    output reg done,
    output reg error
    );
               S0 = 3'b000,
    parameter
                S1 = 3'b001,
                s2 = 3'b010,
                s3 = 3'b011,
                S4 = 3'b100;
```

```
reg [2:0] CS, NS;
//NS driver
always @ (posedge CLK, posedge RST)
   begin
        if(RST == 1) CS <= S0;
                    CS <= NS;
    end
//Output logic
always @ (CS, GT, EC)
   begin
        case(CS)
            S0: begin
                    load_cnt =0;
                    cnt en = 0;
                    mux sel = 0;
                    load_reg = 0;
                    buf oe = 0;
                     done = 0;
                     error = 0;
                end
            //Load
            S1: begin
                     load cnt =1;
                     cnt en = 0;
                    mux sel = 1;
                     load reg = 1;
                    buf oe = 0;
                     done = 0;
                     error = 0;
                end
            //Finished
            S2: begin
                 if(EC)begin
                    load cnt <= 0;</pre>
                    cnt en <= 0;
                    mux sel <= 0;
                    load reg <= 0;</pre>
                    buf_oe <= 0;
                    done <= 1;
                     error <= 1;
                    end
                 else if(!EC && !GT)begin
                    load cnt = 0;
                    cnt en = 0;
                    mux\_sel = 0;
                     load reg = 0;
                    buf oe = 0;
                    done = 1;
                    error = 0;
                    end
                 else begin
                    load cnt = 0;
                    cnt_en = 1;
mux_sel = 0;
                    load_reg = 1;
                     buf oe = 0;
                     done = 0;
                     error = 0;
                     end
```

```
end
            endcase
       end
   always @ (CS, GO, GT, EC)
       begin
           case(CS)
               S0: begin
                       if (GO == 1) NS <= S1; // Go = 1 and D <= 12, go state 1
                       else NS <= S0;
                                                            // Go = 0
                   end
               S1: begin
                      NS <= S2;
                   end
                //Finished
                   if(GT == 0 || EC == 1) NS <= S0;
                   else NS <= S2;
           endcase
       end
endmodule
```

dp.v

```
module DP#(parameter DATA_WIDTH = 32)(
       input wire clk,
       input wire load cnt,
       input wire en_cnt,
       input wire sel_mux,
       input wire load reg,
       input wire oe buf,
      output wire gt,
      output wire ec,
    input wire [DATA WIDTH-1:0] in,
    output wire [DATA WIDTH-1:0] out);
       wire [DATA WIDTH-1:0] mux_to_reg;
       wire [DATA WIDTH-1:0] mul to mux;
       wire [DATA_WIDTH-1:0] cnt_to_cmp_and_mul;
    wire [DATA_WIDTH-1:0] reg_to_mul_and_buf;
       CNT #(DATA WIDTH) down counter(
          .in(in),
          .load cnt(load cnt),
          .en(en cnt),
          .clk(clk),
          .out(cnt_to_cmp_and_mul)
          );
       Multiplexer #(DATA_WIDTH) product_multi(sel_mux, mul_to_mux, 1, mux_to_reg);
```

```
mips fpga.v
module mips fpga (
       input wire
                         clk100MHz,
       input wire rst,
input wire button,
       input wire
       input wire [7:0] switches,
       output wire we_dm,
       output wire [7:0] LEDSEL,
       output wire [7:0] LEDOUT
   );
   reg [31:0] reg hex;
   wire clk_sec;
   wire
               clk_5KHz;
   wire
               clk pb;
   wire [7:0] digit0;
   wire [7:0] digit1;
   wire [7:0] digit2;
   wire [7:0] digit3;
   wire [7:0] digit4; wire [7:0] digit5;
   wire [7:0] digit6;
   wire [7:0] digit7;
   wire [31:0] pc_current;
   wire [31:0] instr;
   wire [31:0] alu out;
   wire [31:0] wd dm;
   wire [31:0] rd dm;
   wire [31:0] dispData;
    clk_gen clk_gen (
            .clk100MHz
                              (clk100MHz),
                               (rst),
                              (clk_sec),
            .clk_4sec
                              (clk_5KHz)
            .clk_5KHz
       );
   button debouncer bd (
            .clk
                               (clk 5KHz),
            .button
                                (button),
            .debounced_button (clk_pb)
       );
   mips_top mips_top (
```

```
(clk_pb),
        .clk
        .rst
                            (rst),
        .ra3
                            (switches[4:0]),
        .we dm
                           (we_dm),
        .pc_current
                           (pc_current),
        .instr
                            (instr),
        .alu_out
                            (alu_out),
        .wd dm
                            (wd dm),
        .rd dm
                            (rd dm),
        .rd3
                            (dispData)
    );
switches[4:0] are used as the 3rd read address (ra3) of the RF,
dispData is the register contents from the RF's 3rd read port (rd3).
hex_to_7seg hex7 (
                            (reg_hex[31:28]),
        .HEX
                            (digit7)
        . s
    );
hex_to_7seg hex6 (
       .HEX
                            (reg_hex[27:24]),
        . s
                            (digit6)
    );
hex_to_7seg hex5 (
       .HEX
                            (reg hex[23:20]),
                            (digit5)
        . s
    );
hex_to_7seg hex4 (
                            (reg_hex[19:16]),
        .HEX
                            (digit4)
        . s
    );
hex_to_7seg hex3 (
                            (reg hex[15:12]),
        .HEX
                            (digit3)
        . s
    );
hex_to_7seg hex2 (
                            (reg hex[11:8]),
       .HEX
                            (digit2)
        . s
    );
hex to 7seg hex1 (
                            (reg hex[7:4]),
       .HEX
                            (digit1)
        .s
    );
hex_to_7seg hex0 (
                            (reg hex[3:0]),
        .HEX
        . s
                            (digit0)
    );
led mux led mux (
                            (clk_5KHz),
        .clk
        .rst
                            (rst),
        .LED7
                            (digit7),
        .LED6
                            (digit6),
        .LED5
                            (digit5),
        .LED4
                            (digit4),
        .LED3
                             (digit3),
        .LED2
                            (digit2),
```

```
. LED1
                                (digit1),
            .LED0
                               (digit0),
            .LEDSEL
                               (LEDSEL),
            .LEDOUT
                               (LEDOUT)
       );
   switches [7:5] = 000: Display word of register selected by switches [4:0]
    switches [7:5] = 001: Display word of instr
    switches [7:5] = 010: Display word of 'alu out'
   switches [7:5] = 011: Display word of 'wd dm'
    switches [7:5] = 1XX : Display word of 'pc current'
    always @ (posedge clk100MHz) begin
       casez ({switches[7:5]})
           3'b000: reg_hex = dispData[31:0];
           3'b001: reg_hex = instr[31:0];
           3'b010: reg hex = alu out[31:0];
           3'b011: reg_hex = wd_dm[31:0];
            3'b1??: reg_hex = pc_current[31:0];
            default: reg_hex = pc_current[31:0];
        endcase
    end
endmodule
```

```
tb mips top.v
module tb_mips_top;
   reg
               clk;
         rst;
we_dm;
   rea
   wire
   wire [31:0] pc_current;
   wire [31:0] instr;
   wire [31:0] alu out;
   wire [31:0] wd dm;
   wire [31:0] rd_dm;
   wire [31:0] DONT USE;
   mips_top DUT (
           .clk
                          (clk),
           .rst
                           (rst),
                          (we_dm),
           .we dm
           .ra3
                          (5'h0),
           .pc current
                          (pc current),
           .instr
                          (instr),
                          (alu_out),
           .alu_out
                          (wd_dm),
(rd_dm),
           .wd dm
           .rd dm
           .rd3
                          (DONT_USE)
       );
    task tick;
   begin
       clk = 1'b0; #5;
       clk = 1'b1; #5;
    end
    endtask
    task reset;
   begin
```

```
rst = 1'b0; #5;
rst = 1'b1; #5;
rst = 1'b0;
end
endtask

initial begin
    reset;
    while(pc_current != 32'h0C) tick;
    $finish;
end
endmodule
```

```
memfile2.dat
20040004
0C000004
00408020
08000015
23BDFFF8
AFA40004
AFBF0000
20080002
0088402A
10080003
20020001
23BD0008
03E00008
2084FFFF
0C000004
8FBF0000
8FA40004
23BD0008
00820019
00001012
03E00008
```

```
pipelined_program.dat
2008000F
20090001
00000000
00000000
00096100
8C0A0900
0000000
00000000
01485824
AC0A0800
AC090804
8C0D0808
00000000
00000000
100DFFFC
000D6842
00000000
00000000
01A96824
014C5824
00000000
00000000
016D5825
```

```
controlunit.v
module controlunit (
       input wire [5:0] opcode,
input wire [5:0] funct,
       output wire branch,
       output wire
                         jump,
       output wire
                        reg dst,
       output wire
                        we_reg,
       output wire
                         alu src,
       output wire
                          we dm,
                        dm2reg,
       output wire
       output wire [3:0] alu ctrl,
       output wire [1:0] hilo mux ctrl,
                       hilo_we,
       output wire
                         jr_mux_ctrl,
       output wire
                         jal_wd_mux_sel,
       output wire
                          jal wa mux sel
       output wire
   );
   wire [1:0] alu op;
   wire [1:0] hilo mux internal;
   maindec md (
       .opcode
                       (opcode),
       .branch
                      (branch),
       .jump
                      (jump),
       .reg_dst
                      (reg_dst),
       .we_reg
                      (we_reg),
       .alu src
                       (alu src),
                       (we dm),
       .we dm
       .dm2reg
                       (dm2reg),
       .alu op
                       (alu op),
       .jal wa mux sel (jal wa mux sel),
       .jal_wd_mux_sel (jal_wd_mux_sel)
   );
   auxdec ad (
       .alu op
                      (alu op),
       .funct
                      (funct),
                    (alu_ctrl),
       .alu_ctrl
       .hilo_mux_ctrl (hilo_mux_internal),
                    (hilo_we),
       .hilo we
        .jr mux ctrl
                       (jr mux ctrl)
   );
    assign hilo mux ctrl = (hilo mux internal) ? hilo mux internal : 2'b0;
endmodule
```

```
module maindec (
       input wire [5:0] opcode,
       output wire
                        branch,
       output wire
                        jump,
       output wire
                         reg dst,
       output wire
                         we reg,
                        alu_src,
       output wire
       output wire
                        we dm,
                        dm2reg,
       output wire
       output wire [1:0] alu_op,
       output wire jal_wa_mux_sel,
                        jal_wd mux sel
       output wire
   );
   reg [10:0] ctrl;
    assign {branch, jump, reg dst, we reg, alu src, we dm, dm2reg, alu op, jal wa mux sel,
jal wd mux sel} = ctrl;
    always @ (opcode) begin
       case (opcode)
           6'b00 0000: ctrl = 11'b0 0 1 1 0 0 0 10 0 0; // R-type
            6'b00_1000: ctrl = 11'b0_0_0_1_1_0_0_00_0; // ADDI
            6'b00_0100: ctrl = 11'b1_0_0_0_0_0_01_0_0; // BEQ
           6'b00_0010: ctrl = 11'b0_1_0_0_0_0_00_0; // J
6'b00_0011: ctrl = 11'b0_1_0_1_0_0_000_1_1; // JAL //TODO
            6'b10_1011: ctrl = 11'b0_0_0_0_1_1_0_00_0; // SW
            //6'b10_0011: ctrl = 11'b0_0_0_1_1_0_1_00_0_0; // LW
            6'b10 0011: ctrl = 11'b0 0 0 1 1 0 1 00 0 0; // LW
            default: ctrl = 11'bx_x_x_0_x_0_x_x_x_x;
            //default: ctrl = 11'b0 0 0 0 0 0 0 0 0;
        endcase
    end
endmodule
```

```
auxdec.v
module mips_fpga (
        input wire
                          clk100MHz,
                          rst,
                         button,
       input wire
       input wire [7:0] switches,
                         we dm,
        output wire
        output wire [7:0] LEDSEL,
        output wire [7:0] LEDOUT
   );
   reg [31:0] reg hex;
            clk sec;
               clk 5KHz;
   wire
               clk pb;
   wire
   wire [7:0] digit0; wire [7:0] digit1;
   wire [7:0] digit2;
   wire [7:0] digit3;
   wire [7:0] digit4;
   wire [7:0] digit5;
   wire [7:0] digit6; wire [7:0] digit7;
   wire [31:0] pc current;
   wire [31:0] instr;
   wire [31:0] alu_out;
   wire [31:0] wd dm;
```

```
wire [31:0] rd_dm;
wire [31:0] dispData;
clk_gen clk_gen (
      .clk100MHz
                         (clk100MHz),
                          (rst),
        .clk_4sec
                           (clk_sec),
                          (clk_5KHz)
        .clk 5KHz
   );
button_debouncer bd (
       .clk (clk_5KHz),
.button (button),
.debounced_button (clk_pb)
   );
mips_top mips_top (
       .clk
                          (clk pb),
                        (rst),
(switches[4:0]),
(we_dm),
(pc_current),
       .rst
        .ra3
       .we dm
       .pc current
                         (instr),
       .instr
                         (alu_out),
       .alu_out
       .wd_dm
                          (wd_dm),
                           (rd dm),
       .rd dm
       .rd3
                           (dispData)
   );
switches[4:0] are used as the 3rd read address (ra3) of the RF,
dispData is the register contents from the RF's 3rd read port (rd3).
hex_to_7seg hex7 (
       .HEX
                           (reg hex[31:28]),
       . S
                           (digit7)
   );
hex to 7seg hex6 (
                          (reg_hex[27:24]),
       .HEX
       .s
                           (digit6)
   );
hex_to_7seg hex5 (
                          (reg_hex[23:20]),
     .HEX
                           (digit5)
       .s
   );
hex_to_7seg hex4 (
       .HEX
                           (reg_hex[19:16]),
                           (digit4)
   );
hex to 7seg hex3 (
       .HEX
                           (reg_hex[15:12]),
       .s
                           (digit3)
   );
hex_to_7seg hex2 (
       .HEX
                           (reg hex[11:8]),
                           (digit2)
   );
hex to 7seg hex1 (
                    (reg_hex[7:4]),
    .HEX
```

```
(digit1)
              . s
        );
    hex to 7seg hex0 (
            .HEX
                                     (reg hex[3:0]),
             .s
                                     (digit0)
        );
    led mux led mux (
                                    (clk_5KHz),
             .clk
             .rst
                                    (rst),
             .LED7
                                    (digit7),
              .LED6
                                    (digit6),
             .LED5
                                    (digit5),
             .LED4
                                    (digit4),
             .LED3
                                    (digit3),
             .LED2
                                    (digit2),
              .LED1
                                    (digit1),
              .LED0
                                    (digit0),
              .LEDSEL
                                    (LEDSEL),
                                    (LEDOUT)
             .LEDOUT
        );
    switches [7:5] = 000: Display word of register selected by switches [4:0]
    switches [7:5] = 001: Display word of instr
    switches [7:5] = 010: Display word of 'alu out'
    switches [7:5] = 011: Display word of 'wd dm'
    switches [7:5] = 1XX : Display word of 'pc_current'
    always @ (posedge clk100MHz) begin
         casez ({switches[7:5]})
            3'b000: reg_hex = dispData[31:0];

3'b001: reg_hex = instr[31:0];

3'b010: reg_hex = alu_out[31:0];

3'b011: reg_hex = wd_dm[31:0];
             3'b1??: reg_hex = pc_current[31:0];
             default: reg hex = pc current[31:0];
         endcase
    end
endmodule
```

```
datapath.v
module datapath (
       input wire
                        clk,
       input wire
                        rst,
       input wire input wire
                         branch,
                         jump,
       input wire
                         reg_dst,
       input wire
                        we req,
       input wire
                        hilo we,
       input wire [1:0] hilo mux ctrl,
       input wire jr_mux_ctrl,
       input
             wire
                         alu src,
       input wire
                         dm2reg,
       input wire [3:0] alu ctrl,
       input wire [4:0] ra3,
       input wire [31:0] instr,
       input wire [31:0] rd_dm,
                    jal wd mux sel,
       input wire
```

```
jal_wa_mux_sel,
    input wire
    //input wire [4:0] shift ammt,
    output wire [31:0] pc current,
    output wire [31:0] alu_out,
    output wire [31:0] wd dm,
    output wire [31:0] rd3
);
wire [4:0] rf wa;
wire
         pc_src;
wire [31:0] pc_plus4;
wire [31:0] pc_pre;
wire [31:0] pc next 1, pc next final;
wire [31:0] sext imm;
wire [31:0] ba;
wire [31:0] bta;
wire [31:0] jta;
wire [31:0] alu_pa;
wire [31:0] alu pb;
wire [31:0] wd_rf_1, wd_rf_out;
wire
          zero;
wire [31:0] pipeline mult hi, pipeline mult lo;
wire [31:0] hi_out, lo_out;
wire [31:0] rd1_out, rd2_out;
wire [31:0] hilo mux out;
wire [4:0] rf wa mux out;
wire [31:0] jal wd mux out;
wire [4:0] jal_wa_mux_out;
assign pc src = branch & zero;
assign ba = {sext imm[29:0], 2'b00};
assign jta = {pc_plus4[31:28], instr[25:0], 2'b00};
assign wd dm = rd2 out;
// --- PC Logic --- //
dreg pc_reg (
        .clk
                       (clk),
                       (rst),
        .rst
        .d
                       (pc_next_final),
                       (pc current)
        .q
    );
adder pc plus 4 (
       .a
                       (pc_current),
        .b
                       (32'd4),
                       (pc plus4)
        • У
   );
adder pc_plus_br (
                        (pc plus4),
        .b
                       (ba),
                       (bta)
        • У
mux2 #(32) pc_src_mux (
              (pc_src),
       .sel
        .a
                       (pc_plus4),
                       (bta),
        .b
                       (pc pre)
        • У
    );
mux2 #(32) pc_jmp_mux (
       .sel
                       (jump),
        .a
                        (pc pre),
```

```
.b
                          (jta),
                          (pc_next_1)
         • У
    );
// --- RF Logic --- //
mux2 #(5) rf_wa_mux (
                          (reg_dst),
        .sel
        .a
                         (instr[20:16]),
        .b
                         (instr[15:11]),
         • У
                          (rf_wa_mux_out)
    );
regfile rf (
                          (clk),
        .clk
        .we
                          (we reg),
        .ra1
                          (instr[25:21]),
        .ra2
                          (instr[20:16]),
        .ra3
                          (ra3),
         .wa
                          (jal_wa_mux_out),
        //.wd
                            (wd_rf_out),
        .wd
                          (jal_wd_mux_out),
        //.rd1
                          (alu pa),
         .rd1
                          (rd1_out),
        //.rd2
                           (wd_dm),
         .rd2
                          (rd2 out),
         .rd3
                          (rd3)
    );
signext se (
                         (instr[15:0]),
        .a
                          (sext_imm)
        •У
    );
// --- ALU Logic --- //
mux2 # (32) alu pb mux (
        .sel
                          (alu src),
        //.a
                           (wd_dm),
        .a
                          (rd2 out),
                          (sext imm),
         .b
                          (alu_pb)
    );
alu alu (
                         (alu ctrl),
        .op
        //.a
                           (alu pa),
         .a
                          (rd1_out),
        .b
                          (alu_pb),
                          (zero),
        .zero
        • У
                          (alu out),
                           (alu_hi),
        //.hi
                         (alu_lo),
(instr[10:6])
        //.lo
         .shamt
    );
// --- MEM Logic --- //
mux2 #(32) rf_wd_mux (
        .sel
                          (dm2reg),
         .a
                          (alu out),
                          (rd_dm),
         .b
                          (wd_rf_1)
         • y
    );
// --- JR Logic --- //
mux2 #(32) jr_mux (
                          (jr_mux_ctrl),
        .sel
                          (pc next 1),
         .a
                           (alu_pa),
```

```
(rd1_out),
            .b
                             (pc_next_final)
            • У
        );
    // --- HI/LO Mux --- //
    mux4 #(32) hilo_mux (
            .sel
                             (hilo_mux_ctrl),
                             (wd_rf_1),
            .a
            .b
                             (lo out),
            . C
                             (hi out),
                             (hilo_mux_out)
            • У
    );
    // --- Hi and Lo Registers --- //
    HiLo reg #(32) hi lo reg (
            .clk
                             (clk),
            .hi
                             (pipeline mult hi),
            .10
                             (pipeline mult lo),
            .rst
                             (rst),
            .we
                             (hilo_we),
            .hi out
                             (hi out),
                             (lo_out)
            .lo_out
    );
      pipelined_multiplier #(32, 1) mult (
//
                               (rd1_out),
              .a
//
               .b
                                (rd2_out),
//
               .clk
                                (clk),
//
                                ({pipeline_mult_hi, pipeline_mult_lo})
               .pdt
//
     );
    mult inf \#(32) mult (
                               (rd1_out),
            .a
            .b
                                (rd2_out),
            .out
                                ({pipeline_mult_hi, pipeline_mult_lo})
    mux2 #(32) jal wd mux (
                             (hilo mux out),
            .b
                             (pc_plus4),
            • У
                             (jal_wd_mux_out),
                             (jal wd mux sel)
            .sel
    );
    mux2 #(5) jal_wa_mux (
            .sel
                             (jal_wa_mux_sel),
                             (rf_wa_mux_out),
            .a
            .b
                             (5'd31),
            • У
                             (jal_wa_mux_out)
    );
endmodule
```

```
module alu (
        input wire [3:0] op,
        input wire [31:0] a,
        input wire [31:0] b,
        input wire [4:0] shamt,
        output wire
        output reg [31:0] y, hi, lo
    );
    assign zero = (y == 0);
    always @ (op, a, b) begin
        case (op)
           4'b0000: y <= a & b;
            4'b0001: y <= a | b;
            4'b0010: y <= a + b;
            4'b0110: y <= a - b;
            4'b0111: y \le (a < b) ? 1 : 0;
            4'b1000: {hi,lo} <= a * b;
            4'b1001: y <= b << shamt;
            4'b1010: y <= b >> shamt;
        endcase
    end
endmodule
```

```
Factorial Top FPGA.xdc
#Clock
   create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports {clk100MHz}];
#switches
   #n
       set property -dict {PACKAGE PIN J15 IOSTANDARD LVCMOS33} [get ports {switches[0]}]; # Switch
0
       set property -dict {PACKAGE PIN L16 IOSTANDARD LVCMOS33} [get ports {switches[1]}]; # Switch
1
       set property -dict {PACKAGE PIN M13 IOSTANDARD LVCMOS33} [get ports {switches[2]}]; # Switch
2
       set property -dict {PACKAGE PIN R15 IOSTANDARD LVCMOS33} [get ports {switches[3]}]; # Switch
3
       set_property -dict {PACKAGE_PIN R17 IOSTANDARD LVCMOS33} [get_ports {switches[4]}]; # Switch
4
       set property -dict {PACKAGE PIN T18 IOSTANDARD LVCMOS33} [get ports {switches[5]}]; # Switch
5
       set property -dict {PACKAGE PIN U18 IOSTANDARD LVCMOS33} [get ports {switches[6]}]; # Switch
6
       set property -dict {PACKAGE PIN R13 IOSTANDARD LVCMOS33} [get ports {switches[7]}]; # Switch
7
        set property -dict {PACKAGE PIN T8 IOSTANDARD LVCMOS33} [get ports {switches[8]}]; #
Switch 8
   #Buttons
       set property -dict {PACKAGE PIN N17 IOSTANDARD LVCMOS33} [get ports {button}]; # Center
Button
       set property -dict {PACKAGE PIN P17 IOSTANDARD LVCMOS33} [get ports {rst}]; # Left Button
#LEDs
       set property -dict {PACKAGE PIN K13 IOSTANDARD LVCMOS33} [get ports {LEDOUT[0]}];
       set property -dict {PACKAGE PIN K16 IOSTANDARD LVCMOS33} [get ports {LEDOUT[1]}];
       set property -dict {PACKAGE PIN P15 IOSTANDARD LVCMOS33} [get_ports {LEDOUT[2]}];
       set property -dict {PACKAGE PIN L18 IOSTANDARD LVCMOS33} [get ports {LEDOUT[3]}];
       set_property -dict {PACKAGE_PIN R10 IOSTANDARD LVCMOS33} [get_ports {LEDOUT[4]}];
       set_property -dict {PACKAGE_PIN T11 IOSTANDARD LVCMOS33} [get_ports {LEDOUT[5]}];
       set property -dict {PACKAGE PIN T10 IOSTANDARD LVCMOS33} [get ports {LEDOUT[6]}];
```

```
set property -dict {PACKAGE PIN H15 IOSTANDARD LVCMOS33} [get ports {LEDOUT[7]}];
       set property -dict {PACKAGE PIN J17 IOSTANDARD LVCMOS33} [get ports {LEDSEL[0]}];
       set_property -dict {PACKAGE_PIN J18 IOSTANDARD LVCMOS33} [get_ports {LEDSEL[1]}];
       set property -dict {PACKAGE PIN J14 IOSTANDARD LVCMOS33} [get ports {LEDSEL[3]}];
       set property -dict {PACKAGE PIN P14 IOSTANDARD LVCMOS33} [get ports {LEDSEL[4]}];
       set_property -dict {PACKAGE_PIN T14 IOSTANDARD LVCMOS33} [get_ports {LEDSEL[5]}];
       set property -dict {PACKAGE PIN K2 | IOSTANDARD LVCMOS33} [get_ports {LEDSEL[6]}];
       set_property -dict {PACKAGE_PIN U13 IOSTANDARD LVCMOS33} [get_ports {LEDSEL[7]}];
   #Inputs out
            set property -dict {PACKAGE PIN H17 IOSTANDARD LVCMOS33} [get ports {n out[0]}];
            set property -dict {PACKAGE PIN K15 IOSTANDARD LVCMOS33} [get ports {n out[1]}];
#
            set_property -dict {PACKAGE_PIN J13 IOSTANDARD LVCMOS33} [get_ports {n_out[2]}];
           set property -dict {PACKAGE PIN N14 IOSTANDARD LVCMOS33} [get ports {n out[3]}];
       #Done/Err
#
           set property -dict {PACKAGE PIN V11 IOSTANDARD LVCMOS33} [get ports {done}];
            set property -dict {PACKAGE PIN V12 IOSTANDARD LVCMOS33} [get ports {err}];
           set property -dict {PACKAGE PIN R11 IOSTANDARD LVCMOS33} [get ports {we dm}]; # LED 0
```

About The Authors



Jonathan Beard

Computer Engineering student at SJSU. AS in Computer Science from Yuba College. 8 years in the Army reserves as a Satellite Communications Operator Maintainer (25S) with two deployments, one to Afghanistan and one to Kuwait. My time in the military has given me an advantage when it comes to school in the form of discipline and a better understanding of the way the world works in general.



Priyank Varshney

I am a computer engineering student at SJSU. I grew up in Folsom, CA, and enjoy watching and playing basketball. I am a huge tech enthusiast who loves the latest gadgets and trends.



Salvatore Nicosia

I am a Computer Engineering student at SJSU with an interest in Embedded Systems and IoT. I enjoy 3D printing and creating new electronic devices on my free time.



Nickolas Schiffer

I am a Computer Engineering Student at SJSU interested in working with embedded systems software and firmware.