i2c base.cpp

```
/*
404
             * I2C Slave RX States
405
406
             */
407
408
            case slaveAddressReceived: {
409
                uart0 puts("Entered state 0x60");
410
                mpI2CRegs->I2CONSET = 0x04;
411
                clearSIFlag();
412
                break;
            }
413
414
415
            case slaveDataReceived: {
                uart0 puts("Entered state 0x80");
416
                if (isFirst80) { //Register number is received
417
418
                    isFirst80 = false;
419
                    mTransaction.firstReg = mpI2CRegs->I2DAT;
420
                }
421
                else {
422 / /
                      if ((mTransaction.firstReg - *mTransaction.pMasterData) +
   write counter + 1 <= mTransaction.trxSize){</pre>
423 / /
                           *(mTransaction.pMasterData + mTransaction.firstReg +
   write counter++) = mpI2CRegs->I2DAT;
424 / /
425 //
                      else {
426 / /
                          uart0_puts("buffsploit prevented");
427 //
428
                    *(mTransaction.pMasterData + mTransaction.firstReg +
   write_counter++) = mpI2CRegs->I2DAT;
429
430
                clearSIFlag();
431
                break;
432
            }
433
434
            case slaveStoporRptStartRecv: {
435
                uart0_puts("Entered state 0xA0");
436
                isFirst80 = true;
437
                write counter = 0;
438
                mpI2CRegs->I2CONSET = 0x04;
                clearSIFlag();
439
440
                break;
441
            }
442
443
444
             * I2C Slave TX States
445
            case slaveDataSend: {
446
447
                uart0 puts("Entered State 0xA8");
```

i2c_base.cpp

```
448
                if (read counter + 1 <= mTransaction.trxSize){</pre>
449
                    mpI2CRegs->I2DAT = *(mTransaction.pMasterData +
   mTransaction.firstReg + read_counter++);
450
                }
                else {
451
                    uart0 puts("Read too far");
452
453
454
                mpI2CRegs->I2CONSET = 0x04;
                clearSIFlag();
455
456
                break;
457
           }
458
459
           case dataAckedByMaster: {
                uart0_puts("Entered State 0xB8");
460
                if (read counter + 1 <= mTransaction.trxSize){</pre>
461
                    mpI2CRegs->I2DAT = *(mTransaction.pMasterData +
462
   mTransaction.firstReg + read counter++);
463
464
                mpI2CRegs->I2CONSET = 0x04;
465
                clearSIFlag();
466
                break;
467
            }
468
            case masterNackRecv: {
469
                uart0_puts("Entered State 0xC0");
470
471
                read counter = 0;
472
                mpI2CRegs->I2CONSET = 0x04;
473
                clearSIFlag();
474
                break;
475
            }
```