

## i2c\_base.cpp

```
404      /*
405       * I2C Slave RX States
406       */
407
408      case slaveAddressReceived: {
409          uart0_puts("Entered state 0x60");
410          mpI2CRegs->I2CONSET = 0x04;
411          clearSIFlag();
412          break;
413      }
414
415      case slaveDataReceived: {
416          uart0_puts("Entered state 0x80");
417          if (isFirst80) { //Register number is received
418              isFirst80 = false;
419              mTransaction.firstReg = mpI2CRegs->I2DAT;
420          }
421          else {
422              // if ((mTransaction.firstReg - *mTransaction.pMasterData) +
423              // write_counter + 1 <= mTransaction.trxSize){
424              // *(mTransaction.pMasterData + mTransaction.firstReg +
425              // write_counter++) = mpI2CRegs->I2DAT;
426              // }
427              // else {
428              //     uart0_puts("buffsploit prevented");
429              // }
430              // *(mTransaction.pMasterData + mTransaction.firstReg +
431              // write_counter++) = mpI2CRegs->I2DAT;
432              // }
433              clearSIFlag();
434              break;
435          }
436
437      case slaveStoporRptStartRecv: {
438          uart0_puts("Entered state 0xA0");
439          isFirst80 = true;
440          write_counter = 0;
441          mpI2CRegs->I2CONSET = 0x04;
442          clearSIFlag();
443          break;
444      }
445
446      /*
447       * I2C Slave TX States
448       */
449
450      case slaveDataSend: {
451          uart0_puts("Entered State 0xA8");
```

i2c\_base.cpp

```
448         if (read_counter + 1 <= mTransaction.trxSize){
449             mpI2CRegs->I2DAT = *(mTransaction.pMasterData +
mTransaction.firstReg + read_counter++);
450         }
451         else {
452             uart0_puts("Read too far");
453         }
454         mpI2CRegs->I2CONSET = 0x04;
455         clearSIFlag();
456         break;
457     }
458
459     case dataAckedByMaster: {
460         uart0_puts("Entered State 0xB8");
461         if (read_counter + 1 <= mTransaction.trxSize){
462             mpI2CRegs->I2DAT = *(mTransaction.pMasterData +
mTransaction.firstReg + read_counter++);
463         }
464         mpI2CRegs->I2CONSET = 0x04;
465         clearSIFlag();
466         break;
467     }
468
469     case masterNackRecv: {
470         uart0_puts("Entered State 0xC0");
471         read_counter = 0;
472         mpI2CRegs->I2CONSET = 0x04;
473         clearSIFlag();
474         break;
475     }
```