

Lecture #20

Pipelining

Part I: Introduction



Lecture #20: Pipelining I

- 1. Introduction
- 2. MIPS Pipeline Stages
- 3. Pipeline Datapath
- 4. Pipeline Control
- 5. Pipeline Performance


1. Introduction: Inspiration

Assembly Simpler station tasks → more cars per hour.
Simple tasks take less time, clock is faster.



1. Introduction: Laundry

Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold and stash



- Washer takes 30 minutes
- Dryer takes 30 minutes
- "Folder" takes 30 minutes
- "Stasher" takes 30 minutes to put clothes into drawers











1. Introduction: Sequential Laundry




- Sequential laundry takes <u>8 hours</u> for 4 loads
- Steady state: 1 load every 2 hours
- If they learned pipelining, how long would laundry take?

1. Introduction: Pipelined Laundry




- Pipelined laundry takes 3.5 hours for 4 loads!
- Steady state: 1 load every 30 minutes
- Potential speedup = 2 hr/30 min = 4 (no. of stages)
- Time to fill pipeline takes 2 hours → speedup ↓

1. Introduction: What If: Slow Dryer



- Pipelined laundry now takes 5.5 hours!
- Steady state: One load every 1 hour (dryer speed)
- Pipeline rate is limited by the slowest stage

1. Introduction: What If: Dependency



- Brian is using the laundry for the first time; he wants to see the outcome of one wash + dry cycle first before putting in his clothes
- Pipelined laundry now takes 4 hours

1. Introduction: Pipelining Lessons

- Pipelining doesn't help latency of single task:
 - It helps the throughput of entire workload
- Multiple tasks operating simultaneously using different resources
- Possible delays:
 - Pipeline rate limited by slowest pipeline stage
 - Stall for dependencies

2. MIPS Pipeline Stages (1/2)

- Five Execution Stages
 - IF: Instruction Fetch
 - ID: Instruction Decode and Register Read
 - **EX**: Execute an operation or calculate an address
 - MEM: Access an operand in data memory
 - WB: Write back the result into a register


Idea:

- Each execution stage takes 1 clock cycle
- General flow of data is from one stage to the next


• Exceptions:

 Update of PC and write back of register file – more about this later…

2. MIPS Pipeline Stages (2/2)



2. Pipelined Execution: Illustration



Several instructions are in the pipeline simultaneously!


3. MIPS Pipeline: Datapath (1/3)

- Single-cycle implementation:
 - Update all state elements (PC, register file, data memory) at the end of a clock cycle
- Pipelined implementation:
 - One cycle per pipeline stage
 - Data required for each stage needs to be stored separately (why?)


3. MIPS Pipeline: Datapath (2/3)

- Data used by subsequent instructions:
 - Store in programmer-visible state elements: PC, register file and memory
- Data used by same instruction in later pipeline stages:
 - Additional registers in datapath called pipeline registers
 - IF/ID: register between IF and ID
 - ID/EX: register between ID and EX
 - EX/MEM: register between EX and MEM
 - MEM/WB: register between MEM and WB
- Why no register at the end of wb stage?

3. MIPS Pipeline: Datapath (3/3)




3. Pipeline Datapath: IF Stage




- At the end of a cycle, IF/ID receives (stores):
 - Instruction read from InstructionMemory[PC]
 - PC + 4
- PC + 4
 - Also connected to one of the MUX's inputs (another coming later)

3. Pipeline Datapath: ID Stage




3. Pipeline Datapath: Ex Stage




At the beginning of a cycle ID/EX register supplies: At the end of a cycle EX/MEM receives: (PC + 4) + (Immediate x 4) ALU result At the end of a cycle EX/MEM receives: At the end of a cycle EX/MEM receives:

3. Pipeline Datapath: MEM Stage



At the beginning of a cycle EX/MEM register supplies: At the end of a cycle MEM/WB receives: ALU result ALU result Memory read data Memory read data Data Read 2 from register file

3. Pipeline Datapath: wb Stage



At the beginning of a cycle MEM/WB register supplies:	At the end of a cycle
ALU resultMemory read data	Result is written back to register file (if applicable)There is a bug here


3. Corrected Datapath (1/2)

- Observe the "Write register" number
 - Supplied by the IF/ID pipeline register
 - → It is NOT the correct write register for the instruction now in wb stage!

Solution:


- Pass "Write register" number from ID/EX through EX/MEM to MEM/WB pipeline register for use in WB stage
- i.e. let the "Write register" number follows the instruction through the pipeline until it is needed in WB stage

3. Corrected Datapath (2/2)




4. Pipeline Control: Main Idea

- Same control signals as single-cycle datapath
- Difference: Each control signal belongs to a particular pipeline stage



4. Pipeline Control: Try it!




4. Pipeline Control: Grouping

Group control signals according to pipeline stage


	RegDst	ALUSrc	MemTo	Reg	Mem	Mem	Branch -	ALUop	
	Reguse	ALOSIC	Reg	Write	Read	Write		op1	op0
R-type	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

		MEM Stage			WB Stage				
	RegDst	eqDst ALUSrc	ALU	ALUop Mem Mem		Mem	Branch	MemTo	Reg
	Reguse	ALOSIC	op1	op0	Read	Write	Dranch	Reg	Write
R-type	1	0	1	0	0	0	0	0	1
lw	0	1	0	0	1	0	0	1	1
SW	Х	1	0	0	0	1	0	Х	0
beq	Х	0	0	1	0	0	1	Х	0


4. Pipeline Control: Implementation



4. Pipeline Control: Datapath and Control



5. Different Implementations



5. Single Cycle Processor: Performance

- Cycle time:
 - $CT_{seq} = \sum_{k=1}^{N} T_k$
 - T_k = Time for operation in stage k
 - N = Number of stages
- Total Execution Time for I instructions:
 - $Time_{seq}$ = Cycles × CycleTime = $I \times CT_{seq} = I \times \sum_{k=1}^{N} T_k$

5. Single Cycle Processor: Example

Instruction	Inst Mem	Reg read	ALU	Data Mem	Reg write	Total
ALU	2	1	2		1	6
lw	2	1	2	2	1	8
SW	2	1	2	2		7
beq	2	1	2			5

- Cycle Time
 - Choose the longest total time = 8ns
- To execute 100 instructions:
 - $-100 \times 8ns = 800ns$

5. Multi-Cycle Processor: Performance

- Cycle time:
 - $CT_{multi} = \max(T_k)$
 - $\max(T_k)$ = longest stage duration among the N stages
- Total Execution Time for I instructions:
 - $Time_{multi}$ = Cycles × CycleTime = I × $Average \ CPI \times CT_{multi}$
 - Average CPI is needed because each instruction takes different number of cycles to finish

5. Multi-Cycle Processor: Example

Instruction	Inst Mem	Reg read	ALU	Data Mem	Reg write	Total
ALU	2	1	2		1	6
lw	2	1	2	2	1	8
SW	2	1	2	2		7
beq	2	1	2			5

Cycle Time

- Choose the longest stage time = 2ns
- To execute 100 instructions, with a given average CPI of 4.6
 - $100 \times 4.6 \times 2ns = 920ns$

5. Pipeline Processor: Performance

- Cycle Time:
 - $T_{pipeline} = \max(T_k) + T_d$
 - $\max(T_k)$ = longest time among the N stages
 - T_d = Overhead for pipelining, e.g. pipeline register
- Cycles needed for I instructions:
 - I + N 1
 - N-1 is the cycles wasted in filling up the pipeline
- Total Time needed for I instructions:
 - $Time_{pipeline} = Cycle \times CT_{pipeline}$ = $(I + N - 1) \times (\max(T_k) + T_d)$

5. Pipeline Processor: Example

Instruction	Inst Mem	Reg read	ALU	Data Mem	Reg write	Total
ALU	2	1	2		1	6
lw	2	1	2	2	1	8
SW	2	1	2	2		7
beq	2	1	2			5

Cycle Time

- assume pipeline register delay of 0.5ns
- longest stage time + overhead = 2 + 0.5 = 2.5ns
- To execute 100 instructions:
 - $-(100 + 5 1) \times 2.5$ ns = 260ns

5. Pipeline Processor: Ideal Speedup (1/2)

- Assumptions for ideal case:
 - Every stage takes the same amount of time:

$$\rightarrow \sum_{k=1}^{N} T_k = N \times T_k$$

- No pipeline overhead $\rightarrow T_d = 0$
- Number of instructions I, is much larger than number of stages, N
- Note: The above also shows how pipeline processor loses performance

5. Pipeline Processor: Ideal Speedup (2/2)

•
$$Speedup_{pipeline} = \frac{Time_{seq}}{Time_{pipeline}}$$

$$= \frac{I \times \sum_{k=1}^{N} T_k}{(I+N-1) \times (\max(T_k) + T_d)}$$

$$= \frac{I \times N \times T_k}{(I + N - 1) \times T_k}$$

$$\approx \frac{I \times N \times T_k}{I \times T_k}$$

 $\approx N$

Conclusion:

Pipeline processor can gain **N** times speedup, where **N** is the number of pipeline stages

Review Question

Given this code:

```
add $t0, $s0, $s1
sub $t1, $s0, $s1
sll $t2, $s0, 2
srl $t3, $s1, 2
```

- a) 4 cycles
- b) $4/(100 \times 10^6) = 40 \text{ ns}$
- c) 4 + 4 = 8 cycles
- d) $8/(500 \times 10^6) = 16 \text{ ns}$
- a) How many cycles will it take to execute the code on a single-cycle datapath?
- b) How long will it take to execute the code on a single-cycle datapath, assuming a 100 MHz clock?
- c) How many cycles will it take to execute the code on a 5-stage MIPS pipeline?
- d) How long will it take to execute the code on a 5-stage MIPS pipeline, assuming a 500 MHz clock?

End of File