

NATIONAL UNIVERSITY OF SINGAPORE

SCHOOL OF COMPUTING

MAKE-UP ONLINE QUIZ
AY2019/2020 Semester 2

CS2100 — COMPUTER ORGANISATION

25 March 2020

Time Allowed: **1 hour 40 minutes**

INSTRUCTIONS

1. This question paper contains **FIVE (5)** questions and comprises **FIVE (5)** printed pages. (Question 0 is on the Answer Sheet).
2. The last page is MIPS reference sheet.
3. Answer **ALL** questions within the space provided on the Answer Sheet.
4. Please type **ALL** your answers. If you are writing your answers, ensure that your handwriting is legible, or marks may be deducted.
5. Submit only the Answer Sheet.
6. Maximum score of this quiz is **40 marks**.

——— **END OF INSTRUCTIONS** ———

Extending MIPS Language

MIPS reference sheet is attached at the end of this quiz. Our aim here is to extend MIPS language with several instructions.

Question 1: Uncommon Instructions

[8 marks]

Consider the two instructions `ulw` and `usw`. These instructions are not commonly used in our module. In fact, our processor cannot interpret any of the two instructions. To make `ulw` and `usw` works in our processor implementation, we will need to convert them into other instructions.

Consider `ulw $rt, offset($rs)`. There are 4 cases to consider based on the value of $R[\$rs] + \text{offset}$:

- $(R[\$rs] + \text{offset}) \% 4 == 0$: The instruction can be replaced with `lw`.
- $(R[\$rs] + \text{offset}) \% 4 == 1$: ?.
- $(R[\$rs] + \text{offset}) \% 4 == 2$: ?.
- $(R[\$rs] + \text{offset}) \% 4 == 3$: ?.

Consider only the case of $(R[\$rs] + \text{offset}) \% 4 == 3$. Replace the following code with MIPS code without `ulw` and `usw` but only `lw` and `sw`. You may also use `lb`, `sb`, `lhw`, or `shw`. You are guaranteed that the value of $(R[\$rs] + \text{offset}) \% 4$ is going to be exactly 3 for the codes below. You may use temporary registers. Your code should have at most 6 MIPS instructions.

a) `ulw $t0, 7($t1)`

[4 marks]

b) `usw $t9, -2($t8)`

[4 marks]

Question 2: Pseudo-Instructions

[8 marks]

MIPS compiler typically has a lot of pseudo-instructions available that will eventually be converted into actual MIPS code. Two of them are introduced below.

- i. `abs $rd, $rs`
`abs` puts the absolute value of the integer from register `$rs` into register `$rd`.
- ii. `rdiv $rem, $div, $rs, $rt`
`rdiv` computes both the integer division and remainder at the same time. The `$rem` stores the result of $\$rs \% \rt and `$div` stores the result of $\$rs / \rt where the division is an integer division.

Write an equivalent MIPS code for the following two instructions involving `abs` and `rdiv`. You may assume that whatever label you write will be unique. You may use temporary variables. You don't have to worry about the number of instructions.

a) `abs $t1, $s0`

[4 marks]

b) `rdiv $t0, $t1, $s0, $s1`

[4 marks]

Question 3: Encoding

[8 marks]

Consider the pseudo-instruction `abs` in the previous question. We wish to make this pseudo-instruction to be an actual instruction supported by our MIPS interpreter. There are three types of instructions discussed in lecture. They are R-format, I-format, and J-format.

- a) Which instruction format should `abs` be included into such that it shares as many fields as possible? Briefly justify your answer. [2 marks]
- b) Explain why other formats are not a good match to include `abs` instruction into. [3 marks]
- c) Consider your format in part (a). Assume all unused fields will be filled with bit 1. Encode `abs $t1, $s0` in your encoding scheme. Write your answer as *hexadecimal*. [3 marks]

Question 4: Datapath and Control**[16 marks]**

To incorporate `ulw` and `usw` into our processor implementation, we will need to modify the Data Memory component of our processor. In particular, the data memory must be able to retrieve unaligned memory. Processor control and datapath are unchanged.

On the other hand, there will be many changes that is required on both datapath and control to implement `rdiv` instruction. We will discuss the changes necessary on the processor datapath to include `rdiv` instruction correctly into our processor implementation. Our processor will still have to be single-cycle.


Our instruction format for `rdiv` instruction uses the following fields:

opcode	\$rs	\$rt	\$rem	\$div	funct
--------	------	------	-------	-------	-------

The opcode and funct for `rdiv` are both `0x3F`.

- a) Encode the instruction `rdiv $t0, $t1, $s0, $s1`. Write your answer in *hexadecimal*.
[2 marks]

For the `rdiv` instruction to be incorporated into our processor implementation, we will need to add the following changes to our processor implementation. The summary of the changes describing all circled component is described below.



- The instruction will have `div` instead of `shamt`.
- The Register File component will have to add 2 additional inputs called `WR2` and `WD2`. Additionally, `WD` will need to be renamed `WD1`.

- The **RegWrite** control signal for Register File will have to be modified to be 2-bits instead of 1-bit. The meaning of **RegWrite** will be as follows:
 - 00: Not writing into both **WR1** and **WR2**
 - 01: Write **WD1** into **WR1** but not writing into **WR2**.
 - 10: Write **WD2** into **WR2** but not writing into **WR1**.
 - 11: Write **WD1** into **WR1** and write **WD2** into **WR2**.
 - The ALU component will have to add an additional result output called **ALUres2**. The original output **ALUresult** is renamed into **ALUres1**.
 - The behavior of **ALUres1** should be identical to **ALUresult** for instructions other than **rdiv**.
 - ALUres2** may give any value for instructions other than **rdiv**.
- b) Describe how **WR2** is going to be connected without using any additional multiplexer. You may use existing multiplexer without changing the control signal (*shown in part (d)*). You should write which component needs to be connected to **WR2**. [2 marks]
- c) Describe how **ALUres2** is going to be connected without using any additional multiplexer. You may use existing multiplexer without changing the control signal (*shown in part (d)*). You should write which component needs to be connected to **ALUres2**. [2 marks]
- d) Complete the output of the control signal for **rdiv** instruction below. Some are already filled in for you. [4 marks]

	RegDst	ALUsrc	MemToReg	RegWrite	MemRead	MemWrite	Branch
R	1	0	0	01	0	0	0
lw	0	1	1	01	0	0	0
sw	X	1	X	00	0	1	0
beq	X	0	X	00	0	0	1
rdiv					0	0	0

Use the following convention for your answer in part (e) below.

- Given a register **\$r**, the content of the register **\$r** is given as **R[\$r]**.
- Given a memory location **addr**, the content of the memory location at **addr** is given as **M[addr]**.
- The notation **A + B** is used to denote the arithmetic + operation where the operands are **A** and **B**.
- The notation **A - B** is used to denote the arithmetic - operation where the operands are **A** and **B**.
- The notation **A / B** is used to denote the arithmetic / operation where the operands are **A** and **B**.
- The notation **A % B** is used to denote the arithmetic % operation where the operands are **A** and **B**.
- The notation **~A** is used to denote the bitwise NOT operation where the operand is **A**.
- PC** is used for the special register holding the address of the current instruction.
- Use decimal values for constants

- e) Fill in the table on the answer sheet for the input/output value of each component in the datapath of the processor when executing the instruction **lw \$t0, 128(\$t1)**. **RR1** and **RR2** have been filled for you. Use X for unknown value/don't care. [6 marks]

RR1	RR2	WR1	WR2	WD1	WD2	OP1	OP2	addr	MWD
\$t1	\$t0								

=== END OF QUESTION ===

MIPS Reference Data Card ("Green Card") 1. Pull along perforation to separate card 2. Fold bottom side (columns 3 and 4) together

MIPS Reference Data

①



CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add R	$R[rd] = R[rs] + R[rt]$	(1) 0 / 20 _{hex}
Add Immediate	addi I	$R[rt] = R[rs] + \text{SignExtImm}$	(1,2) 8 _{hex}
Add Imm. Unsigned	addiu I	$R[rt] = R[rs] + \text{SignExtImm}$	(2) 9 _{hex}
Add Unsigned	addu R	$R[rd] = R[rs] + R[rt]$	0 / 21 _{hex}
And	and R	$R[rd] = R[rs] \& R[rt]$	0 / 24 _{hex}
And Immediate	andi I	$R[rt] = R[rs] \& \text{ZeroExtImm}$	(3) c _{hex}
Branch On Equal	beq I	if($R[rs] == R[rt]$) $PC = PC + 4 + \text{BranchAddr}$	(4) 4 _{hex}
Branch On Not Equal	bne I	if($R[rs] != R[rt]$) $PC = PC + 4 + \text{BranchAddr}$	(4) 5 _{hex}
Jump	j J	$PC = \text{JumpAddr}$	(5) 2 _{hex}
Jump And Link	jal J	$R[31] = PC + 8; PC = \text{JumpAddr}$	(5) 3 _{hex}
Jump Register	jr R	$PC = R[rs]$	0 / 08 _{hex}
Load Byte Unsigned	lbu I	$R[rt] = \{24'b0, M[R[rs] + \text{SignExtImm}](7:0)\}$	(2) 24 _{hex}
Load Halfword Unsigned	lhu I	$R[rt] = \{16'b0, M[R[rs] + \text{SignExtImm}](15:0)\}$	(2) 25 _{hex}
Load Linked	ll I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2,7) 30 _{hex}
Load Upper Imm.	lui I	$R[rt] = \{\text{imm}, 16'b0\}$	h _{hex}
Load Word	lw I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 23 _{hex}
Nor	nor R	$R[rd] = \sim (R[rs] R[rt])$	0 / 27 _{hex}
Or	or R	$R[rd] = R[rs] R[rt]$	0 / 25 _{hex}
Or Immediate	ori I	$R[rt] = R[rs] \text{ZeroExtImm}$	(3) d _{hex}
Set Less Than	slt R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	0 / 2a _{hex}
Set Less Than Imm. Unsigned	slti I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2,6) a _{hex}
Set Less Than Imm. Unsigned	sltiu I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2,6) b _{hex}
Set Less Than Unsig.	sltu R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	(6) 0 / 2b _{hex}
Shift Left Logical	sll R	$R[rd] = R[rt] \ll \text{shamt}$	0 / 00 _{hex}
Shift Right Logical	srl R	$R[rd] = R[rt] \gg \text{shamt}$	0 / 02 _{hex}
Store Byte	sb I	$M[R[rs] + \text{SignExtImm}](7:0) = R[rt](7:0)$	(2) 28 _{hex}
Store Conditional	sc I	$M[R[rs] + \text{SignExtImm}] = R[rt];$ $R[rt] = (\text{atomic}) ? 1 : 0$	(2,7) 38 _{hex}
Store Halfword	sh I	$M[R[rs] + \text{SignExtImm}](15:0) = R[rt](15:0)$	(2) 29 _{hex}
Store Word	sw I	$M[R[rs] + \text{SignExtImm}] = R[rt]$	(2) 2b _{hex}
Subtract	sub R	$R[rd] = R[rs] - R[rt]$	(1) 0 / 2d _{hex}
Subtract Unsigned	subu R	$R[rd] = R[rs] - R[rt]$	0 / 23 _{hex}

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31	26-25	21-20	16-15	11-10	6-5
						0
I	opcode	rs	rt	immediate		
	31	26-25	21-20	16-15		
				0		
J	opcode	address				
	31	26-25				
		0				

 Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, *Computer Organization and Design*, 4th ed.

ARITHMETIC CORE INSTRUCTION SET

② OPCODE

NAME, MNEMONIC	FOR-MAT	OPERATION	OPCODE / FUNCT (Hex)
Branch On FP True	bclt FI	if($FPcond$) $PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/1/-
Branch On FP False	bclt FI	if(! $FPcond$) $PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/0/-
Divide	div R	$Lo = R[rs] / R[rt]; Hi = R[rs] \% R[rt]$	0/-/-/1a
Divide Unsigned	divu R	$Lo = R[rs] / R[rt]; Hi = R[rs] \% R[rt]$	(6) 0/-/-/1b
FP Add Single	add.s FR	$F[fd] = F[fs] + F[ft]$	11/10/-/0
FP Add Double	add.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} + \{F[ft], F[ft+1]\}$	11/11/-/0
FP Compare Single	c.x.s* FR	$FPcond = (F[fs] \text{ op } F[ft]) ? 1 : 0$	11/10/-/y
FP Compare Double	c.x.d* FR	$FPcond = (\{F[fs], F[fs+1]\} \text{ op } \{F[ft], F[ft+1]\}) ? 1 : 0$	11/11/-/y
* (x is eq, lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e)			
FP Divide Single	div.s FR	$F[fd] = F[fs] / F[ft]$	11/10/-/3
FP Divide Double	div.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} / \{F[ft], F[ft+1]\}$	11/11/-/3
FP Multiply Single	mul.s FR	$F[fd] = F[fs] * F[ft]$	11/10/-/2
FP Multiply Double	mul.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\}$	11/11/-/2
FP Subtract Single	sub.s FR	$F[fd] = F[fs] - F[ft]$	11/10/-/1
FP Subtract Double	sub.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} - \{F[ft], F[ft+1]\}$	11/11/-/1
Load FP Single	lwc1 I	$F[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 31/-/-/0
Load FP Double	ldc1 I	$F[rt] = M[R[rs] + \text{SignExtImm}];$ $F[rt+1] = M[R[rs] + \text{SignExtImm} + 4]$	(2) 35/-/-/0
Move From Hi	mthi R	$R[rd] = Hi$	0/-/-/10
Move From Lo	mflo R	$R[rd] = Lo$	0/-/-/12
Move From Control	mfc0 R	$R[rd] = CR[rs]$	10/0/-/0
Multiply	mult R	$\{Hi, Lo\} = R[rs] * R[rt]$	0/-/-/18
Multiply Unsigned	multu R	$\{Hi, Lo\} = R[rs] * R[rt]$	(6) 0/-/-/19
Shift Right Arith.	sra R	$R[rd] = R[rt] \gg \text{shamt}$	0/-/-/3
Store FP Single	swc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt]$	(2) 39/-/-/0
Store FP Double	sdc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt];$ $M[R[rs] + \text{SignExtImm} + 4] = F[rt+1]$	(2) 3d/-/-/0

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31	26-25	21-20	16-15	11-10	6-5
						0
FI	opcode	fmt	ft	immediate		
	31	26-25	21-20	16-15		
				0		

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if($R[rs] < R[rt]$) $PC = \text{Label}$
Branch Greater Than	bgt	if($R[rs] > R[rt]$) $PC = \text{Label}$
Branch Less Than or Equal	btle	if($R[rs] \leq R[rt]$) $PC = \text{Label}$
Branch Greater Than or Equal	bgtle	if($R[rs] \geq R[rt]$) $PC = \text{Label}$
Load Immediate	li	$R[rd] = \text{immediate}$
Move	move	$R[rd] = R[rs]$

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No