# VLSI Lab 5

Nicky Advokaat - 0740567 - n.advokaat@student.tue.nl Marcel Moreaux - 0499480 - m.l.moreaux@student.tue.nl

 $4^{\rm rd}$  quartile, 2014

#### Abstract

This report contains solutions for the problems described in Assignment L5 for the course VLSI Programming.

### Contents

1	Problem Specification and Requirements	2
2	Solution	2
3	Results	2
4	Appendix A: Answers to inline questions	2
5	Appendix B: Verilog source code	2

2IN35 Lab 5

## 1 Problem Specification and Requirements

### 2 Solution

In this section we describe the key ideas behind our design, and the decisions we made during the design process.

#### 3 Results

# 4 Appendix A: Answers to inline questions

todo

# 5 Appendix B: Verilog source code

This appendix includes Verilog source code for the filter.v file in the ISE project.