

Instruction selection

Simple approach:

- Macro-expand each IR tuple/subtree into machine instructions
- Expanding tuples/subtrees independently  $\Rightarrow$  poor quality code
- Sometimes mapping is many-to-one
- “Maximal munch”: works reasonably well with RISC

Other approaches:

- Model target machine state as IR is expanded (*interpretive code generation*)

Copyright ©2000 by Antony L. Hosking. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and full citation on the first page. To copy otherwise, to republish, to post on servers, or to redistribute to lists, requires prior specific permission and/or fee. Request permission to publish from hosking@cs.purdue.edu.

Register and temporary management

Temporaries hold data values relevant to current computation:

- Usually registers
- May be in-memory *storage* temporaries in local stack frame

Register allocation: assign registers to temporaries

- Limited number of hard registers  $\Rightarrow$  some temporaries may need to be allocated to storage
  - assume a *pseudo-register* for each temporary
  - register allocator chooses temporaries to spill
  - allocator generates corresponding mapping
  - allocator inserts code to spill/restore pseudo-registers to/from storage as necessary

We will deal with register allocation *after* instruction selection

Tree patterns

- Express each machine instruction as fragment of IR tree: a *tree pattern*
- Instruction selection means *tiling* IR tree with minimal set of tree patterns

MIPS tree patterns

Notations:

$r_i$	register $i$
Rd	destination register
Rs	source register
Rb	base register
$I$	32-bit immediate
$I_{16}$	16-bit immediate
label	code label

Addressing modes:

- register: R
- indexed:  $I_{16}(\text{Rb})$
- immediate:  $I_{16}$

## MIPS tree patterns

—	$r_i$	TEMP
—	$r_0$	CONST 0
li	Rd $I$	CONST
la	Rd label	NAME
move	Rd Rs	MOVE( $\bullet, \bullet$ )
lw	Rd $I_{16}(\text{Rb})$	MEM( $+(\bullet, \text{CONST}_{16}), \bullet$ ), MEM( $+(\text{CONST}_{16}, \bullet)$ ), MEM(CONST <sub>16</sub> ), MEM( $\bullet$ )
sw	Rs $I_{16}(\text{Rb})$	MOVE(MEM( $+(\bullet, \text{CONST}_{16}), \bullet$ ), MOVE(MEM( $+(\text{CONST}_{16}, \bullet)$ ), $\bullet$ ), MOVE(MEM(CONST <sub>16</sub> ), $\bullet$ ), MOVE(MEM( $\bullet$ ), $\bullet$ ))

5

## MIPS tree patterns

sub	Rd Rs <sub>1</sub> Rs <sub>2</sub>	$-(\bullet, \bullet)$
div	Rd Rs <sub>1</sub> Rs <sub>2</sub>	$-(\bullet, \text{CONST}_{16})$
	Rd Rs <sub>1</sub> Rs <sub>2</sub>	$/(\bullet, \bullet)$
srl	Rd Rs <sub>1</sub> Rs <sub>2</sub>	$/(\bullet, \text{CONST}_{16})$
	Rd Rs <sub>1</sub> Rs <sub>2</sub>	RSHIFT( $\bullet, \bullet$ )
sll	Rd Rs <sub>1</sub> Rs <sub>2</sub>	RSHIFT( $\bullet, \text{CONST}_{16}$ )
	Rd Rs <sub>1</sub> Rs <sub>2</sub>	LSHIFT( $\bullet, \bullet$ )
	Rd Rs <sub>1</sub> Rs <sub>2</sub>	LSHIFT( $\bullet, \text{CONST}_{16}$ )
	Rd Rs <sub>1</sub> Rs <sub>2</sub>	$\times(\bullet, \text{CONST}_{2^i})$
sra	Rd Rs <sub>1</sub> Rs <sub>2</sub>	ARSHIFT( $\bullet, \bullet$ )
	Rd Rs <sub>1</sub> Rs <sub>2</sub>	ARSHIFT( $\bullet, \text{CONST}_{16}$ )
	Rd Rs <sub>1</sub> Rs <sub>2</sub>	$/(\bullet, \text{CONST}_{2^i})$

7

## MIPS tree patterns

add	Rd Rs <sub>1</sub> Rs <sub>2</sub>	$+(\bullet, \bullet)$
	Rd Rs <sub>1</sub> $I_{16}$	$+(\bullet, \text{CONST}_{16}), +(\text{CONST}_{16}, \bullet)$
mulo	Rd Rs <sub>1</sub> Rs <sub>2</sub>	$\times(\bullet, \bullet)$
	Rd Rs <sub>1</sub> $I_{16}$	$\times(\bullet, \text{CONST}_{16}), \times(\text{CONST}_{16}, \bullet)$
and	Rd Rs <sub>1</sub> Rs <sub>2</sub>	AND( $\bullet, \bullet$ )
	Rd Rs <sub>1</sub> $I_{16}$	AND( $\bullet, \text{CONST}_{16}$ ), AND( $\text{CONST}_{16}, \bullet$ )
or	Rd Rs <sub>1</sub> Rs <sub>2</sub>	OR( $\bullet, \bullet$ )
	Rd Rs <sub>1</sub> $I_{16}$	OR( $\bullet, \text{CONST}_{16}$ ), OR( $\text{CONST}_{16}, \bullet$ )
xor	Rd Rs <sub>1</sub> Rs <sub>2</sub>	XOR( $\bullet, \bullet$ )
	Rd Rs <sub>1</sub> $I_{16}$	XOR( $\bullet, \text{CONST}_{16}$ ), XOR( $\text{CONST}_{16}, \bullet$ )

6

## MIPS tree patterns

label:		LABEL
b	label	JUMP(NAME, [ $\bullet$ ])
jr	Rs	JUMP( $\bullet$ , [ $\bullet$ ])
beq	Rs <sub>1</sub> Rs <sub>2</sub> label	CJUMP(EQ, $\bullet, \bullet$ , label, $\bullet$ )
	Rs <sub>1</sub> $I_{16}$ label	CJUMP(EQ, $\bullet, \text{CONST}_{16}$ , label, $\bullet$ )
bne	Rs <sub>1</sub> Rs <sub>2</sub> label	CJUMP(NE, $\bullet, \bullet$ , label, $\bullet$ )
	Rs <sub>1</sub> $I_{16}$ label	CJUMP(NE, $\bullet, \text{CONST}_{16}$ , label, $\bullet$ )
jal	label	CALL(NAME, [ $\bullet$ ])

8

## MIPS tree patterns

blt	Rs <sub>1</sub>	Rs <sub>2</sub>	label
	Rs <sub>1</sub>	I <sub>16</sub>	label
bgt	Rs <sub>1</sub>	Rs <sub>2</sub>	label
	Rs <sub>1</sub>	I <sub>16</sub>	label
ble	Rs <sub>1</sub>	Rs <sub>2</sub>	label
	Rs <sub>1</sub>	I <sub>16</sub>	label
bge	Rs <sub>1</sub>	Rs <sub>2</sub>	label
	Rs <sub>1</sub>	I <sub>16</sub>	label
bltu	Rs <sub>1</sub>	Rs <sub>2</sub>	label
	Rs <sub>1</sub>	I <sub>16</sub>	label
bleu	Rs <sub>1</sub>	Rs <sub>2</sub>	label
	Rs <sub>1</sub>	I <sub>16</sub>	label
bgtu	Rs <sub>1</sub>	Rs <sub>2</sub>	label
	Rs <sub>1</sub>	I <sub>16</sub>	label
bgeu	Rs <sub>1</sub>	Rs <sub>2</sub>	label
	Rs <sub>1</sub>	I <sub>16</sub>	label
			CJUMP(LT, •, •, label, •)
			CJUMP(LT, •, CONST <sub>16</sub> , label, •)
			CJUMP(GT, •, •, label, •)
			CJUMP(GT, •, CONST <sub>16</sub> , label, •)
			CJUMP(LE, •, •, label, •)
			CJUMP(LE, •, CONST <sub>16</sub> , label, •)
			CJUMP(GE, •, •, label, •)
			CJUMP(GE, •, CONST <sub>16</sub> , label, •)
			CJUMP(ULT, •, •, label, •)
			CJUMP(ULT, •, CONST <sub>16</sub> , label, •)
			CJUMP(ULE, •, •, label, •)
			CJUMP(ULE, •, CONST <sub>16</sub> , label, •)
			CJUMP(UGT, •, •, label, •)
			CJUMP(UGT, •, CONST <sub>16</sub> , label, •)
			CJUMP(UGE, •, •, label, •)
			CJUMP(UGE, •, CONST <sub>16</sub> , label, •)

9

## Optimal and optimum tilings

*Optimum* tiling: least cost instruction sequence

- shortest
- fewest cycles

Optimum tiling costs sum to lowest possible value

*Optimal*: no 2 adjacent tiles combine into 1 tile of lower cost

optimum  $\Rightarrow$  optimal  
optimal  $\nRightarrow$  optimum

CISC instructions have complex tiles  $\Rightarrow$  optimal  $\not\approx$  optimum


RISC instructions have small tiles  $\Rightarrow$  optimal  $\approx$  optimum

11

## Tiling

- Tiles are a set of tree patterns for the target machine
- Goal is to cover the IR tree with nonoverlapping tiles

e.g.,  $a[i] := x$



10

## Optimal tiling

*Maximal "munch"*:

1. Start at root of tree
2. Tile root with largest tile that fits
3. Repeat for each subtree

12

# CLSC machines

- few registers (Pentium has 6 general, SP and FP)  
allocate TEMP nodes freely, assume good register allocation

- different register classes, some operations only on certain registers (Pentium allows mul/div only on eax, high-order bits into edx)

$t_1 \leftarrow t_2 \times t_3 \equiv$ 
 $\begin{array}{l} \text{eax} \leftarrow t_1 \\ \text{eax} \leftarrow \text{eax} \times t_2; \text{edx} \leftarrow \\ t_3 \leftarrow \text{eax} \end{array}$ 
  
 register allocator removes redundant moves

- 2-address instructions  
 $t_1 \leftarrow t_2 + t_3 \equiv \begin{matrix} t_1 \leftarrow t_2 \\ t_1 \leftarrow t_1 + t_3 \end{matrix}$   
 register allocator removes redundant moves

14