Instruction selection

Simple approach:

- Macro-expand each IR tuple/subtree into machine instructions
- Expanding tuples/subtrees independently ⇒ poor quality
- Sometimes mapping is many-to-one
- "Maximal munch": works reasonably well with RISC

Other approaches:

 Model target machine state as IR is expanded (interpretive code generation)

copies are not made or distributed for profit or commercial advantage and that copies bear this notice and full citation on the first page. To copy otherwise, to republish, to post part or all of this work for personal or classroom use is granted without fee provided that Copyright ©2000 by Antony L. Hosking. *Permission to make digital or hard copies of* on servers, or to redistribute to lists, requires prior specific permission and/or fee. Request permission to publish from hosking@cs.purdue.edu.

Tree patterns

- Express each machine instruction as fragment of IR tree: a tree pattern
- Instruction selection means tiling IR tree with minimal set of tree patterns

Register and temporary management

Temporaries hold data values relevant to current computation:

- Usually registers
- May be in-memory storage temporaries in local stack

Register allocation: assign registers to temporaries

- Limited number of hard registers
- ⇒ some temporaries may need to be allocated to storage
- assume a *pseudo-register* for each temporary register allocator chooses temporaries to spill
- allocator generates corresponding mapping
- allocator inserts code to spill/restore pseudo-registers to/from storage as necessary

We will deal with register allocation after instruction selection

MIPS tree patterns

Notations:

code label	label
16-bit immediate	I_{16}
32-bit immediate	I
base register	Rb
source register	Rs
destination register	Rd
register i	r_i

Addressing modes:

- register: R
- indexed: I₁₆(Rb)
- ullet immediate: I_{16}

MIPS tree patterns

MIPS tree patterns

TEMP	CONST 0	CONST	NAME	MOVE(•, •)	$MEM(+(\bullet, CONST_{16})),$	$MEM(+(CONST_{16}, \bullet)),$	$MEM(CONST_{16}), MEM(\bullet)$	$MOVE(MEM(+(\bullet, CONST_{16})), \bullet),$	$MOVE(MEM(+(CONST_{16}, \bullet)), \bullet),$	MOVE(MEM(CONST₁6), •),	MOVE(MEM(♠), ♠)
		I	label	Rs	$I_{16}(Rb)$			Rs I_{16} (Rb)			
r_i	r_0	Rd	Rd	Rd	Rd			Rs			
I	1	<u>-</u>	<u>a</u>	move	<u> </u>			SW			

| +(•, •) | +(•, CONST₁₆), +(CONST₁₆, •) | ×(•, •) | ×(•, •) | ×(•, CONST₁₆), ×(CONST₁₆, •) | AND(•, •) | AND(•, •) | OR(•, •) | OR(•, CONST₁₆), OR(CONST₁₆, •) | XOR(•, •) | XOR(•, •)

 $\begin{array}{c} Rs_2 \\ I_{16} \\ Rs_2 \\ Rs_2 \\ I_{16} \\ Rs_2 \\ I_{16} \\ Rs_2 \\ I_{16} \\ I_{16}$

and

X

ō

mulo

add

2

ဖ

MIPS tree patterns

LABEL	JUMP(NAME, [●])	JUMP(•, [•])	CJUMP(EQ, e, e, label, e)	CJUMP(EQ, •, CONST₁6, label, •)	CJUMP(EQ, CONST ₁₆ , •, label, •)	CJUMP(NE, •, •, label, •)		CALL(NAME, [•])
			label	label		label	label	
			Rs_2	Rs_1 I_{16}		Rs_2	$Rs_1 I_{16}$	
	label	Rs	Rs_1	Rs_1		Rs_1	Rs_1	label
label:	q	ŗ	ped			pne		jaj

MIPS tree patterns

-(•, •) (•, •)	$-(\bullet, \text{CONST}_{16})$	(e, •)	$/(\bullet, CONST_{16})$	RSHIFT(•, •)	RSHIFT(•, CONST ₁₆)	LSHIFT(•, •)	LSHIFT(•, CONST ₁₆)	$\times (\bullet, CONST_{2^*})$	ARSHIFT(•, •)	ARSHIFT(•, CONST ₁₆)	$/(\bullet, CONST_{2^k})$
Rs_2	I_{16}	Rs_2	I_{16}	Rs_2	I_{16}	Rs_2	I_{16}	I_{16}	Rs_2	I_{16}	I_{16}
Rs ₁	ΥS	Rs_1	Rs	Rs_1	Rs	Rs_1	Rs	Rs	Rs_1	Rs	Rs
Rd	2	Rd	Rd	Rd	Rd	Rd	Rd	Rd	Rd	Rd	Rd
qns		di≻		srl		S			sra		

MIPS tree patterns

CJUMP(LT, e, e, label, e)	P(GT, •, •, P(GT, •, •, C)	CJUMP(LE, •, •, label, •) CLIMP(LE, •, •, label, •)	(GE, •, •)) () ()	JMP(ULE, •, •, IMP(III F • C	(UGT, •, •, label, •)	CJUMP(UGE, •, •, label, •) CJUMP(UGE, •, CONST ₁₆ , label, •)
label	label	label	label	label	label	label	label
Rs_2	Rs_2	Rs_2	Rs_2	Rs_2	Rs_2	Rs_2	Rs_2 I_{16}
Rs ₁	RS ₁	RS ₁	RS ₁	Rs ₁	RS ₁	RS ₁	Rs ₁
blt	bgt	ple	pge	bltu	plen	bgtu	pgen

6

Optimal and optimum tilings

Optimum tiling: least cost instruction sequence

- shortest
- fewest cycles

Optimum tiling costs sum to lowest possible value

Optimal: no 2 adjacent tiles combine into 1 tile of lower cost


optimum ⇒ optimal optimal ⇒ optimum

CISC instructions have complex tiles \Rightarrow optimal \approx optimum RISC instructions have small tiles \Rightarrow optimal \approx optimum

Tiling

- Tiles are a set of tree patterns for the target machine
 - Goal is to cover the IR tree with nonoverlapping tiles

e.g., a[i] := x



Optimal tiling

č

Maximal "munch":

- 1. Start at root of tree
- 2. Tile root with largest tile that fits
- 3. Repeat for each subtree


7

Optimum tiling

Dynamic programming

 Assign a cost to every tree node: sum of instruction costs of best tiling for that node (including best tilings for children)

Example:



Tile Instruction Tile Cost Leaves Cost Total Cost +(•, •) add 1 1+1 3 +(•, CONST 2) add 1 1+0 2 +(CONST 1, •) add 1 0+1 2

13

CISC machines (cont.)

- - several memory addressing modes
- variable-length instructions
- instructions with side-effects such as "auto-increment" addressing

CISC machines

- few registers (Pentium has 6 general, SP and FP)
 allocate TEMP nodes freely, assume good register
 allocation
- different register classes, some operations only on certain registers (Pentium allows mul/div only on eax, high-order bits into edx)

$$t_1 \leftarrow t_2 \times t_3 \equiv \begin{array}{c} \mathsf{eax} \leftarrow t_1 \\ \mathsf{eax} \leftarrow e_1 \\ \mathsf{eax} \leftarrow \mathsf{eax} \times t_2; \, \mathsf{edx} \leftarrow \\ t_3 \leftarrow \mathsf{eax} \end{array}$$

register allocator removes redundant moves

ullet 2-address instructions $t_1\leftarrow t_2+t_3\equiv t_1\leftarrow t_2 \ t_1\leftarrow t_1+t_3$ register allocator removes redund

register allocator removes redundant moves

4