Computer Architecture and Assembly Language

Exam - January 13th, 2015

No additional material (lecture slides, notes, etc.) is allowed during the exam

The exam questions have only one correct answer and are all independent of each other	
Memory	
Q5 On a little-endian processor, what is the value of A of executing the following code?	
uint32_t B = 0x23456789; uint16_t A = ((char*)&B)[3];	
□ 0x23	
□ 0x4523	
□ 0x89 □ 0x67(9	
Q6 What size is the following structure () sizeof(struct foe))?	
struct foo (
uint32 t n:	
uint32_t x; int8_t b;	
wint16_t c; wint8_t f;);	
□ 15 bytes	
□ 12 bytes	
☐ 16 bytes	
□ 20 bytes	
Q7 What is an aligned memory address?	
☐ An address multiple of the system bus size	
☐ An address multiple of mixeof(int)	
☐ An address multiple of the memory access size	
\Box An address multiple of the destination register size	

EPITA - ING1 - CAAL

Q8 What type of addressing mode does the following instruction use?	Q13 Is it possible to map the same physical memory page as read-only in a virtual memory space and as read-write in souther virtual memory space?
ld [%i0 + 0x4], %10	
	☐ Yes
□ Immediate	O No
□ Absolute	Q14 Is it possible to map the same physical memory page in
Register indirect	two different virtual memory spaces, at two different virtual memory addresses?
□ Complex	□ Yes
Q9 What is a processor memory cache?	□ No
☐ A transparent copy of a portion of the central memory	Q15 Is it possible to map the same physical memory page in
☐ A visible extension of the central memory	a single virtual memory space, at two different virtual mem- ory addresses?
☐ A fast memory for accelerating disk access	
☐ An extension of the register bank	□ Yes
	□ No
x86-RISC	Future systems
Q10 Which of the following statements about the 32-bit x86 architecture is false?	Q16 Which of the following statements about systems will probably be false in the future, if it is not already?
□ It uses little-endian byte order	☐ They will follow a Uniform Memory Access model
☐ It is based on two operand instructions	☐ Networks will replace system bases
☐ Its instruction set follows the Reduced Instruction Set Computing paradigm	☐ One of their higgest challenges will be coherent shared memory approaches
☐ The AL register is an alian for accessing the S loss sig- mificant bits of EAX	☐ General-Purpose GPU will assist processors for speed- ing up computation
Q11 What is the only common property of MIPS, SPARC, PPC and ARM architectures?	Objects
□ Fixed-length instructions	Q17 Which tool generates the binary instruction sequence for the target processor architecture?
☐ 32 general purpose registers	☐ Preprocessor
□ Delay-elot	□ Compiler
☐ Register window	☐ Assembler
	□ Linker
Memory mapping	Q18 Considering the following declaration of the variable 1,
Q12 Using memory paging, which of the following would be sufficient to copy from a parent process when forking?	in which section will i be contained after compilation? static int i = 3;
☐ The content of its entire memory space	□ hes
☐ The memory pages it has used	□ data
☐ The memory pages it has modified	□ .rodata
☐ Its page table	O .teat

VIL NAME:	EPITA - ING1 - CA
Q19 What does an object file contain?	Q24 Up to how many instructions can be processed at same time in a pipelined processor?
☐ Only the binary code optimized for the target processor	
☐ The entire assembly source code	□ Only one
☐ The binary code, the data and various directives	☐ As many as the number of processing steps
Color the selecations and directions for the linking store	

Q20. We assume an object file A, α of size 0x45 and a variable α whose local address in A, α is 025, we also assume an object B, α of size 0x45 and α variable α whose local address in B, α is 0x45, which one of these statements is true after linking

h object files with the following command \$ 14 -o AB B.o A.o

☐ The address of variable a is 0x25

☐ The address of variable b is 0x4A ☐ The address of variable a is 0x40

☐ The address of variable a is 0x3A CPU optimizations

Q21 Considering the execution of the following function on a 32-bit processor, which value will it return if called with

int mysterious(int x)

int sign_word = x >> 31; return (x * sign_word) = sign_word

}

□ -42
□ It is unpredictable

Processor

Q22 Within a processor, the unit performing operations between operands is usually called?

The control unit

☐ The register bank unit
☐ The arithmetic and logical unit

The processing and computational unit

 Q23 The following instruction belongs to which category in

add %g2, %g3, %g4

 □ As many as the number of instructions contained in a cache line
 □ As many as the number of existing opcodes

Q25 In a pipelined processor, what mainly determines the

☐ The depth of the pipelis

☐ The latency of the slowest processing step
☐ The latency of the processor memory cache

Assembly language

Q26 What does the following SPARC-optimized function return if given (s1="epita", s2="ikovasparc")?

static inline int eryptic_function(char **1, char *52)

return res;

0 10

□ 6 □ 10 Q27 Assuming that Xg5 contains the value 0x13 and Xg3

add %g5, %g1, %g0

□ 0620

□ 0x1A

□ 0x0
□ The instruction causes an overflow exception

Q28 Among the following code sequences, which one is a

ret; nop; restore;

ret; restore; nop

☐ restore; nop; ret;
☐ restore; ret; nop;

Q29 In SPARC assembly, if a function decides not to slide the register window (thus not to use the instruction nave),

in the register %10

in the register \$10

in the register Lg0