


Mounting Holes

H1 MountingHole

H2 MountingHole

H3 MountingHole

H4 MountingHole



Test Points



The diagram shows a component labeled J1 with part number 640456-3. It has three pins: pin 3 is connected to a +3V3 supply, pin 2 is connected to ground (GND), and pin 1 is connected to a ground symbol.

PWR References

The diagram illustrates the power reference connections for the JP1 component. It shows three individual reference symbols and a circuit diagram of the component itself.

- PWR_FLAG to GND:** A green diamond symbol labeled "PWR_FLAG" is connected to a green ground symbol labeled "GND".
- PWR_FLAG to Ground:** A green diamond symbol labeled "PWR_FLAG" is connected to a green ground symbol (represented by a circle with a horizontal line).
- +3V3 to PWR_FLAG:** A green diamond symbol labeled "+3V3" is connected to a green diamond symbol labeled "PWR_FLAG".

The circuit diagram for JP1 shows a component with two pins, 2 and 1. Pin 2 is connected to a green ground symbol labeled "GND". Pin 1 is connected to a green ground symbol (represented by a circle with a horizontal line).



ESP32

Observations:

Voltage supervisor added to safely shut down ESP32 when the power supply feeds less than 2.7V to the source pin.

Auto-program (Boot & Enable) is made available via UART interface to flash ESP32.


DTR	RTS	-> EN	I/O
1	1	1	1
0	0	1	1
1	0	0	1
0	1	1	0

The 00hm resistor may be removed in order to isolate the JTAG port from this system reset signal. Other 00hm resistors are present for debug purposes.


SPI Interface and JTAG debug Interface share the same 4 pins for communication. The hardware must be configured accordingly for each module to be accessed.

[illegible][illegible]

LAN8720A



LTE Cat-1 Quectel EC21



RTC

