

SDP phase	Bridging Preparation and hardware optimization						Construction					
	2020	2021	2022	2023	2024	L2S	IFTR	IRISA	OCA	OP		
Meetings (M)	T0: Management and coordination of the project					NG						
Reports (R)	M1	M2	R1 M3	R2 M4	M5/R3	All partners						
C4SKA	C4SKA	C4SKA	C4SKA	C4SKA	C4SKA							
T1: SimSDP specifications and SDP use case												
T1.1	Domain Specific Interface						FS	MQ				
T1.2	Algo/arch. specifications						FO	NG				
T1.3	Pathfinder SKA dataset						JN	KD				
T1.4	DASK/DALiuGE opportunities						FO	NG	JN	KD		
T2: SimSDP analysis toolbox												
T2.1	PREESM-Simgrid Interface						#1	JN	KD	#2	FS	MQ
T2.2	PREESM clustering						#1	JN	KD			
T2.3	PREESM architecture models						#1	JN	KD			
T2.4	Simgrid dataflow models						#2	FS	MQ			
T2.5	Simgrid memory analysis						#2	FS	MQ			
T3: Design Space Exploration												
T3.1	SDP pipeline models					FO	#1	JN	#2	#2	#4	AF
T3.2	Architecture models					NG	#1	JN	KD	#2	MQ	#2
T3.3	Architecture exploration					NG	#1	JN	KD	#2	FS	MQ
T3.4	Algorithm parameterization					FO	NG			#2	#4	AF
T4: Prototyping and profiling on low power accelerators												
T4.1	NetuFAR SDP prototype on FPGA					#1	FO	NG	MD	DC	DC	DC
T4.2	Hardware specific profiling					#1	#3	NG	MD	DC	DC	DC
T4.3	DASK/DALiuGE comparisons					#1	FO	NG	#1	JN	DC	DC