

The K Project

LSE Team

Introduction

Interrupt Descriptor

Interrupt Request

Keyboard

Conclusion

The K Project

Interrupt and Exception Handling

LSE Team

EPITA

mars 10, 2017

LSE Team (EPITA) The K Project mars 10, 2017 1/37



Interrupt and Exception Handling

The K Project

LSE Team

Introduction

Interrupt Descriptor Table

Interrup Request

Keybo

Time

Conclusion

 Exception: Synchronous with program execution (e.g. division by zero, accessing an invalid address)

■ *Interrupt*: Asynchronous with program execution. Generated by devices external to the CPU



Interrupt Descriptor Table

The K Project

LSE Team

Introduction

Interrupt Descriptor Table

Interrupt

Keyboa

Time

Conclusion




Figure: IDT



Interrupt Descriptor Table Register

The K Project

LSE Team

Introduction

Interrupt Descriptor Table

Interrupt

T....




Figure: IDTR



Load IDT

The K Project

LSE Team

Introduction

Interrupt Descriptor Table

Interrupt Request

Kevboa

Timer

Conclusion

: "memory");



x86 Exceptions

The K Project

LSE Team

Introduction

Interrupt Descriptor Table

Interrupt Request

12 1

Timer

Int.	Description
0	Divide by 0
1	Debug
2	NMI
3	Breakpoint
4	Overflow
5	Bound Range
	Exceeded
6	Invalid Opcode



x86 Exceptions

The K Project

LSE Team

Introduction

Interrupt Descriptor Table

Interrupt Request

Keyboa

Timer

Int.	Description
7	Device Not Available
8	Double Fault
9	Coprocessor
10	Invalid TSS
11	Segment not present
12	Stack Segment Fault
13	General Protection
14	Page Fault



x86 Interrupt

The K Project

LSE Team

Introduction

Interrupt Descriptor Table

Interrupi Request

Kevhoar

Timer

Conclusion

Intel's definition, Vol2a

"The INT n instruction generates a call to the interrupt or exception handler specified with the destination operand"



Context Switching

The K Project

LSE Team

Introduction

Interrupt Descriptor Table

Interrup Request

reybe




Figure: Stack Usage



Context Switching

The K Project

LSE Team

Introduction

Interrupt Descriptor Table

Interrup Request

Keyboa

Time

```
isr:
    xchgl %eax, (%esp)
    ; <save registers>
    call *%eax
    ;<restore registers>
    iret
.global isr_keyboard
isr_keyboard:
    pushl $do_isr_keyboard
    jmp
          isr
```



Programmable Interrupt Controller

The K Project

LSE Team

Introduction

Interrupt Descriptor

Interrupt Request

12 1

T:...

Conclusion




Figure: PIC



Typical wiring of the PIC (Master)

The K Project

LSE Team

Interrupt Request

IRQ0 - PIT

■ IRQ1 - Keyboard

■ IRQ2 - Not assigned in PC/XT; cascaded to slave 8256

■ IRQ3 - UART (COM2 and COM4)

■ IRQ4 - UART (COM1 and COM3)

IRQ5 - Hard disk in PC/XT; Parallel port LPT2 in PC/AT

■ IRQ6 - Floppy disk controller

■ IRQ7 - Parallel port LPT1



Typical wiring of the PIC (Slave)

The K Project

LSE Team

Introduction

Interrupt Descripto Table

Interrupt Request

Keyboa

T:---

Conclusion

■ IRQ8 - RTC

■ IRQ9 -

■ IRQ10 -

■ IRQ11 -

■ IRQ12 - PS/2 mouse controller

■ IRQ13 - Math coprocessor

■ IRQ14 - Hard disk controller 1

■ IRQ15 - Hard disk controller 2



PIC ports

The K Project

LSE Team

Introduction

Interrupt Descripto Table

Interrupt Request

Kevboa

Time

Conclusion

■ 0x20, the master PIC's port A

■ 0x21, the master PIC's port B

■ 0xA0, the slave PIC's port A

■ 0xA1, the slave PIC's port B

Introduction

Interrupt Descripto

Interrupt Request

Keyboa

Time

- 1 ICW4 present (set) or not (clear)
- 2 single controller (set) or cascade mode (clear)
- 3 level triggered mode (set) or edge triggered mode(clear)



ICW2

The K Project

LSE Team

Introduction

Interrupt Descripto

Interrupt Request

Kaybaa

Time

Conclusion

```
x x x x x 0 0 0
| | | | | | | | |
+-----(1)
```

1 Interrupt vector base address

16 / 37



ICW3

The K Project

LSE Team

Introduction

Interrupt Descripto

Interrupt Request

Kevho:

Time

Master PIC
x x x x x x x x x
| | | | | | | | |
+-----(1

```
Slave PIC
0 0 0 0 0 x x x
| | | |
```

- 1 For each bit, indicate whether a slave PIC is connected to this pin (set) or not (clear)
- 2 Indicate to the slave his slave ID (which pin of the master it is connected to)

Introduction

Interrupt Descripto Table

Interrupt Request

Kevboa

T:----

```
0 0 0 x x x x 1

| --- |

| | +---- (1)

| +---- (2)
```

- 1 Automatic (set) EOI or normal (clear) EOI
- 2 Buffering mode
- 3 Special mode fully nested (set) or not (clear)



CW1

The K Project

LSE Team

Introduction

Interrupt Descripto

Interrupt Request

Keyboa

Time

Conclusion

I For each bit, indicate whether the corresponding IRQ is masked (set) or not (clear)



CW2

The K Project

LSE Team

Introduction

Interrupt Descriptor Table

Interrupt Request

Keyboa

Time

```
x x x 0 0 x x x

| | | | ----
| | | | | |

| | | +----- (2)
| +----- (3)
+----- (4)
```

- Interrupt level to be acted upon when sending a specific command
- 2 Send an EOI (end of interrupt command) (set)
- 3 Send a specific (set) or a non-specific (clear) command
- 4 Rotate priorities (set) or not (clear)



Recommended methodology

The K Project

LSE Team

Introduction

Interrupt Descripto Table

Interrupt Request

Keyboa

Time

Conclusion

■ Write IDT management fonctions

- allocate/clean IDT
- sets an interrupt gate int the IDT
- Write the context saving/restoring routines in assembly code
- Implement the exceptions and interrupts wrappers
- Write a function which builds the IDT and loads it
- Initialize the PIC
 - send ICWs to both master and slave PICs
 - mask all interrupts
- Write very simple debug handlers like:
 - printing an error message when executing a division by zero

21 / 37

- printing a string when a key is pressed
- Do not forget to enable hardware interrupts using sti



Possible bug causes

The K Project

LSE Team

Introduction

Interrupt Descripto Table

Interrupt Request

Keyboa

Time

Conclusion

■ You forgot to save or restore some registers in your context

- You did not consider that gcc automatically generates the prolog/epilog for C functions
- The stack is misaligned when iret is executed
- PICs are not acknowledged after returning from an ISR (Interrupt SubRoutine)



Keyboard Registers

The K Project

LSE Team

Keyboard

■ 0x60: I/0 buffer

■ 0x64: Status register

23 / 37



Keyboard Status Register

The K Project

LSE Team

Keyboard

```
x x x x x x x x
                    Output buffer full
                    Input buffer full
                    System flag
                    Command/Data
                    Keyboard inhibit
                    Auxiliary device output buffer
                    General purpose time-out
                    Parity error
```



Keyboard scancode

The K Project

LSE Team

Introduction

Interrupt Descriptor

Interrupt

Request Keyboard

-.

Time



Keyboard Recommended methodology

The K Project

LSE Team

Kevboard

■ Ensure that the event manager is working

- Initialize driver
 - Add the keyboard interrupt gate to the IDT
 - Update the PIC to unmask the IRQ line 1
- Write a very simple keyboard handler:
 - Read scancodes from I/O port 0x60
 - Extra features such as modifier keys or simultaneous key strikes support are not mandatory
- Implement getkev()
- You might implement a queue for the keyboard buffer



Keyboard - Possible bug causes

The K Project

LSE Team

Introduction

Interrupt Descripto Table

Interrup Request

Keyboard

-.

. . .

■ Execution context may be corrupted.

- Hardware interrupts may have been disabled with cli or may not have been enabled with sti
- The keyboard interrupt may be masked in the PIC



Programmable Interval Timer

The K Project

LSE Team

Introduction

Interrupt Descripto Table

Interrupt Request

Keybo

Timer

Conclusion

■ Counter 0: fire an interrupt at a user-defined frequency.

- Counter 1: historically used in order to periodically refresh the RAM, but it not used anymore.
- Counter 2: linked with the PC speaker, so you can use it in order to generate sound



PIT Operation Modes

The K Project

LSE Team

Introduction

Interrupt
Descriptor
Table

Interrupt Request

Keyboa

Timer

- Mode 0: Interrupt on terminal count
- Mode 1: hardware retriggerable one-shot
- Mode 2: rate generatorate generator
- Mode 3: square generator
- Mode 4: Software Triggered Strobe
- Mode 5: Hardware Triggered Strobe



PIT Configuration

The K Project

LSE Team

Introduction

Interrupt Descriptor

Interrup Request

Keyboa

Timer

- Binary counter (unset) or BCD counter (set)
- 2 Mode to use
- 3 Registers read/write policy
- 4 Counter to setup



PIT Registers

The K Project

LSE Team

Introduction

Interrupt Descriptor Table

Interrup Request

. .

Timer

Conclusion

■ 0x40 : Counter 0

■ 0x41 : Counter 1

■ 0x42 : Counter 2

■ 0x43 : Control Register



PIT Programming

The K Project

LSE Team

Introduction

Interrupt Descriptor

Interrup Request

Kevboa

Timer

Conclusion

- Write into control register
- Read/Write the value on the counter register

32 / 37



PIT Programming

The K Project

LSE Team

Introduction

Interrupt Descriptor

Interrup Request

Keyboa

Timer

Conclusion

■ Write into control register

■ Write the divider on the counter register

 $divider = \frac{internal_frequency}{desired_frequency}$

■ Internal frequency: 1193182



PIT Programming

The K Project

LSE Team

Timer

unsigned long gettick(void);

- Counter 0
- Mode 2
- Interrupt rate: 100 Hz



PIT - Possible bug causes

The K Project

LSE Team

Introduction

Interrupt Descripto Table

Interrup Request

Kevboa

Timer

Conclusion

■ Execution context may be corrupted.

- Hardware interrupts may have been disabled with cli or may not have been enabled with sti
- The timer interrupt may be masked in the PIC.



Advices

The K Project

LSE Team

Introduction

Interrupt Descriptor

Interrupt

request

rteybo

Time

Conclusion

Use X Macro



Contact

The K Project

LSE Team

Introduction

Interrupt Descriptor Table

Interrupi Request

Keyboa

Time

Conclusion

■ #k (irc.rezosup.org)

- epita.cours.k
- k[at]lse.epita.fr
- naam[at]lse.epita.fr
- nurelin[at]lse.epita.fr