

International Rectifier

- Ultra Low On-Resistance
- P-Channel
- Surface Mount (IRFR5505)
- Straight Lead (IRFU5505)
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated
- Lead-Free
- Halogen-Free




IRFR5505PbF IRFU5505PbF



Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The D-Pak is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.



Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ -10V	-18	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ -10V	-11	A
I _{DM}	Pulsed Drain Current ①	-64	
P _D @T _C = 25°C	Power Dissipation	57	W
	Linear Derating Factor	0.45	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulse Avalanche Energy②	150	mJ
I _{AR}	Avalanche Current①	-9.6	Α
E _{AR}	Repetitive Avalanche Energy①	5.7	mJ
d∨/dt	Peak Diode Recovery dv/dt ③	-5.0	V/ns
TJ	Operating Junction and	-55 to + 150	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

	Parameter	Тур.	Max.	Units
R ₀ JC	Junction-to-Case		2.2	
R ₀ JA	Junction-to-Ambient (PCB mount)**		50	°C/W
R ₀ JA	Junction-to-Ambient		110	

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions	
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	-55			٧	$V_{GS} = 0V, I_{D} = -250\mu A$	
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient		-0.049		V/°C	Reference to 25°C, I _□ = -1mA	
R _{DS(on)}	Static Drain-to-Source On-Resistance			0.11	Ω	V _{GS} = -10V, I _D = -9.6A ④	
V _{GS(th)}	Gate Threshold Voltage	-2.0		-4.0	٧	$V_{DS} = V_{GS}$, $I_D = -250\mu A$	
g fs	Forward Transconductance	4.2			S	V _{DS} = -25V, I _D = -9.6A	
1	Drain-to-Source Leakage Current			-25		$V_{DS} = -55V, V_{GS} = 0V$	
l _{DSS}	Dialific-Source Leakage Current			-250	μA	V _{DS} = -44V, V _{GS} = 0V, T _J = 150°C	
1	Gate-to-Source Forward Leakage			-100	nA .	V _{GS} = 20V	
I _{GSS}	Gate-to-Source Reverse Leakage			100	nA	V _{GS} = -20V	
Qg	Total Gate Charge			32		I _D = -9.6A	
Q _{gs}	Gate-to-Source Charge			7.1	nC	V _{DS} = -44V	
Q_{gd}	Gate-to-Drain ("Miller") Charge			15		V _{GS} = -10V, See Fig. 6 and 13 €	
t _{d(on)}	Turn-On Delay Time		12			V _{DD} = -28V	
tr	Rise Time		28			I _D = -9.6A	
t _{d(off)}	Turn-Off Delay Time		20		ns	$R_G = 2.6\Omega$	
t _f	Fall Time		16			$R_D = 2.8\Omega$, See Fig. 10 ④	
L _D	Internal Drain Inductance		4.5			Between lead,	
	more de la constante de la con				nH	6mm (0.25in.)	
L _S	Internal Source Inductance		7.5			from package	
						and center of die contact® s	
Ciss	Input Capacitance		650			V _{GS} = 0V	
Coss	Output Capacitance		270		pF	$V_{DS} = -25V$	
Crss	Reverse Transfer Capacitance		120			f = 1.0 MHz, See Fig. 5	

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			-18		MOSFET symbol
	(Body Diode)			10		showing the
I _{SM}	Pulsed Source Current			-64	Α	integral reverse
	(Body Diode) ①					p-n junction diode.
V _{SD}	Diode Forward Voltage			-1.6	٧	$T_J = 25^{\circ}C$, $I_S = -9.6A$, $V_{GS} = 0V$ ④
t _{rr}	Reverse Recovery Time		51	77	ns	T _J = 25°C, I _F = -9.6A
Q _{rr}	Reverse RecoveryCharge		110	160	nC	di/dt = 100A/µs ④
ton	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:

- Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ② Starting $T_J = 25^{\circ}C$, L = 3.2mH $R_G = 25\Omega$, $I_{AS} = -9.6A$. (See Figure 12)
- $\label{eq:loss} \begin{tabular}{ll} \begin$
- 9 Pulse width $\leq 300 \mu s$; duty cycle $\leq 2\%$.
- $\mbox{\@0mu}$ This is applied for I-PAK, $\mbox{\ensuremath{L_{\rm S}}}$ of D-PAK is measured between lead and center of die contact

^{**} When mounted on 1" square PCB (FR-4 or G-10 Material) .
For recommended footprint and soldering techniques refer to application note #AN-994




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature





Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage

Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage






Fig 7. Typical Source-Drain Diode Forward Voltage

Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit



- * Reverse Polarity for P-Channel
- ** Use P-Channel Driver for P-Channel Measurements




*** V_{GS} = 5.0V for Logic Level and 3V Drive Devices

Fig 14 For P Channel HEXFETS


International Rectifier

D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)




D-Pak (TO-252AA) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)





DTES:		

- DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
 DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED
- 0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- THERMAL PAD CONTOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1.
- LEAD DIMENSION UNCONTROLLED IN L3.
- DIMENSION 61, 63 APPLY TO BASE METAL ONLY. OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA.
- CONTROLLING DIMENSION : INCHES.


<u>HEXFET</u>

- 1.- GATE 2.- DRAIN 3.- SOURCE





I-Pak (TO-251AA) Part Marking Information




Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

VIEW A-A


D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Revision History

Date	Comments
11/6/2012	Added Halogen -Free bullet-pg1

Data and specifications subject to change without notice.



IR WORLD HEADQUARTERS: 101N. Sepulveda blvd, El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information