


MIPS Pipelined Datapath

Interstage Buffers 1




Pipeline Buffers

Interstage Buffers 2

Need buffers between stages

- To hold (some of the) information produced in previous cycle




Cycle-by-cycle flow of instructions through the pipelined datapath

- “Single-clock-cycle” pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
- c.f. “multi-clock-cycle” diagram
 - Graph of operation over time

We’ll look at “single-clock-cycle” diagrams for load & store

IF for Load, Store, ...

Interstage Buffers 4




ID for Load, Store, ...

Interstage Buffers 5

Bits of load instruction are taken from IF/ID buffer, while

new instruction is being fetched back in stage 1.




PC+4 is passed forward to ID/EX buffer...

Read register #1 and #2 contents are fetched and stored in ID/EX buffer until needed in next stage... #2 won't be needed.

16-bit field is fetched from IF/ID buffer, then sign-extended, then stored in the ID/EX buffer for use in a later stage.


EX for Load

Interstage Buffers 6



MEM for Load


Interstage Buffers 7



WB for Load

Interstage Buffers 8


But the Write register port is now seeing the register number from a different, later instruction.



Since load instruction, value from data memory is selected and passed back to register file.

Corrected Datapath for Load


Interstage Buffers 9



So we fix the problem by passing the Write register # from the load instruction through the various inter-stage buffers...

...and then back, just in time.


Almost the same as for
LW...



Read register #2 is passed forward to EX/MEM buffer, for use in later stage... for SW this will be needed.


MEM for Store

Interstage Buffers 11



WB for Store

Interstage Buffers 12



Since SW instruction, neither value will be written to the register file... doesn't really matter which value we send back...

Can you repeat this analysis for other sorts of instructions, identifying in each stage what's relevant and what's not?

How much storage space does each interstage buffer need? Why?

Do the interstage buffers have any effect on the overall time required for an instruction to migrate through the pipeline? Why?