

MIPS Pipelined Datapath



Pipeline Buffers

Need buffers between stages

- To hold (some of the) information produced in previous cycle




Pipeline Operation


Cycle-by-cycle flow of instructions through the pipelined datapath


- "Single-clock-cycle" pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
- c.f. "multi-clock-cycle" diagram
 - Graph of operation over time

We'll look at "single-clock-cycle" diagrams for load & store


IF for Load, Store, ...









MEM for Load




WB for Load




Corrected Datapath for Load




EX for Store



MEM for Store



WB for Store



Questions to Ponder

Can you repeat this analysis for other sorts of instructions, identifying in each stage what's relevant and what's not?

How much storage space does each interstage buffer need? Why?

Do the interstage buffers have any effect on the overall time required for an instruction to migrate through the pipeline? Why?