

Verilog 1 - Fundamentals



6.375 Complex Digital Systems
Arvind


Verilog Fundamentals

- History of hardware design languages
- Data types
- Structural Verilog
- Simple behaviors



Originally designers used breadboards for prototyping

Solderless Breadboard



tangentsoft.net/elec/breadboard.html

No symbolic execution or testing


Printed circuit board





home.cogeco.ca

Courtesy of Arvind http://csg.csail.mit.edu/6.375/







10³

10


HDLs enabled logic level simulation and testing




Designers began to use HDLs for higher level design



HDLs led to tools for automatic translation



Raising the abstraction further ...



The current situation



Behavioral RTL Verilog, VHDL, SystemVerilog







Register Transfer Level Structural RTL Verilog, VHDL, SystemVerilog

Logic Synthesis




Simulators and other tools are available at all levels but not compilers from the behavioral level to RTL

Gate Level



Verilog Fundamentals

- History of hardware design languages
- Data types
- Structural Verilog
- Simple behaviors



Bit-vector is the only data type in Verilog

A bit can take on one of four values


| Value | Meaning |
|-------|--------------------------|
| 0 | Logic zero |
| 1 | Logic one |
| X | Unknown logic value |
| Z | High impedance, floating |


An X bit might be a 0, 1, Z, or in transition. We can set bits to be X in situations where we don't care what the value is. This can help catch bugs and improve synthesis quality.

"wire" is used to denote a hardware net

wire [15:0] instruction;
wire [15:0] memory_req;
wire [7:0] small_net;

Absolutely no type safety when connecting nets!





Bit literals

4'b10 11

Underscores are ignored

Base format (d,b,o,h)

Decimal number representing size in bits

We'll learn how to actually assign literals to nets a little later

- Binary literals
 - **8**′**b**0000_0000
 - 8'b0xx0 1xx1
- Hexadecimal literals
 - 32'h0a34_def1
 - 16'haxxx
- Decimal literals
 - 32′d42

Verilog Fundamentals

- History of hardware design languages
- Data types
- Structural Verilog
- Simple behaviors


```
module adder( input [3:0] A, B, output cout, output [3:0] S);

wire c0, c1, c2;
FA fa0( A[0], B[0], 1'b0, c0, S[0] );
FA fa1( A[1], B[1], c0, c1, S[1] );
FA fa2( A[2], B[2], c1, c2, S[2] );
FA fa3( A[3], B[3], c2, cout, S[3] );
endmodule
```


Our Verilog Subset

- Verilog is a big language with many features not concerned with synthesizing hardware.
- The code you write for your processor should only contain the languages structures discussed in these slides.
- Anything else is not synthesizable, although it will simulate fine.

A Verilog module has a name and a port list



Alternate syntax




Traditional Verilog-1995 Syntax

```
module adder( A, B, cout, sum );
input [3:0] A;
input [3:0] B;
output cout;
output [3:0] sum;
```


ANSI C Style Verilog-2001 Syntax

```
module adder( input [3:0] A, input [3:0] B, output cout, output [3:0] sum );
```

A module can instantiate other modules



Connecting modules



L02-18

Alternative syntax

Connecting ports by ordered list

```
FA fa0(A[0], B[0], 1'b0, c0, S[0]);
```

Connecting ports by name (compact)

```
FA fa0( .a(A[0]), .b(B[0]),
.cin(1'b0), .cout(c0), .sum(S[0]));
```


Argument order does not matter when ports are connected by name

```
FA fa0
( .a (A[0]),
 .cin (1'b0),
 .b (B[0]),
 .cout (c0),
 .sum (S[0]));
```

Connecting ports by name yields clearer and less buggy code.

Verilog Fundamentals

- History of hardware design languages
- Data types
- Structural Verilog
- Simple behaviors



A module's behavior can be described in many different ways but it should not matter from outside

Example: mux4

mux4: Gate-level structural Verilog

```
module mux4(input a,b,c,d, input [1:0] sel, output out);
  wire [1:0] sel b;
                                     b d a c sel[1]sel[0]
  not not0( sel b[0], sel[0] );
  not not1( sel b[1], sel[1] );
  wire n0, n1, n2, n3;
  and and0 ( n0, c, sel[1] );
  and and1 ( n1, a, sel b[1] );
  and and2 ( n2, d, sel[1] );
  and and3( n3, b, sel b[1] );
  wire x0, x1;
  nor nor0 ( x0, n0, n1 );
  nor nor1 ( x1, n2, n3 );
  wire y0, y1;
  or or0( y0, x0, sel[0] );
  or or1( y1, x1, sel b[0] );
  nand nand0 ( out, y0, y1 );
                                          out
                   Courtesy of Arvind http://
endmodule
                     csq.csail.mit.edu/6.375/
                                                            L02-22
```

mux4: Using continuous assignments

endmodule

The order of these continuous assignment statements does not matter.

They essentially happen in parallel!

mux4: Behavioral style

endmodule

If input is undefined we want to propagate that information.

mux4: Using "always block"

endmodule

The order of these procedural assignment statements DOES matter. They essentially happen sequentially!

"Always blocks" permit more advanced sequential idioms

```
module mux4(input a,b,c,d
             input [1:0]
sel,
             output out );
  req out;
 always @( * )
 begin
    if ( sel == 2'd0 )
    out = a;
    else if ( sel == 2'd1 )
      out = b
    else if ( sel == 2'd2 )
      out = c
    else if ( sel == 2'd3 )
      out = d
    else
     out = 1/bx;
  end
```

```
module mux4 (input a,b,c,d
             input [1:0]
sel,
             output out );
  req out;
  always @( * )
  begin
    case ( sel )
      2'd0 : out = a;
     2'd1 : out = b;
      2'd2 : out = c;
      2'd3 : out = d;
      default : out = 1'bx;
   endcase
  end
```

endmodule Typically we will use always blocks only to describe

Courtesy of Arvind http://equential circuits csg.csail.mit.edu/6.375/

What happens if the case statement is not complete?

```
module mux3 (input a, b, c
              input [1:0] sel,
              output out );
  req out;
  always @( * )
  begin
                            If sel = 3, mux will output
    case ( sel )
                                the previous value!
      2'd0 : out = a;
      2'd1 : out = b;
                             What have we created?
      2'd2 : out = c;
    endcase
  end
endmodule
                    Courtesy of Arvind http://
```

What happens if the case statement is not complete?

```
module mux3 (input a, b, c
              input [1:0] sel,
              output out );
  req out;
  always @( *)
                          We CAN prevent creating
  begin
                             state with a default
    case ( sel )
                                  statement
      2'd0 : out = a;
      2'd1 : out = b;
      2'd2 : out = c;
      default : out = 1'bx;
    endcase
  end
endmodule
                    Courtesy of Arvind http://
```

csq.csail.mit.edu/6.375/

Parameterized mux4

```
default value
module mux4 # ( parameter WIDTH = 1 )
            ( input[WIDTH-1:0] a, b, c, d
              input [1:0] sel,
              output[WIDTH-1:0] out );
  wire [WIDTH-1:0] out, t0, t1;
  assign t0 = (sel[1]?c:a);
  assign t1 = (sel[1]?d:b);
                                    Instantiation Syntax
  assign out = (sel[0]? t0: t1);
                                    mux4#(32) alu mux
endmodule
                                    ( .a (op1),
Parameterization is a good
                                      .b (op2),
practice for reusable modules
                                      .c (op3),
                                      .d (op4),
Writing a muxn is challenging
                                      .sel (alu mux sel),
                                      .out (alu mux out) );
                    Courtesy of Arvind http://
```

csq.csail.mit.edu/6.375/

Verilog Registers "reg"

- Wires are line names they do not represent storage and can be assigned only once
- Regs are imperative variables (as in C):
 - "nonblocking" assignment r <= v</p>
 - can be assigned multiple times and holds values between assignments

flip-flops

```
module FFO (input clk, input d,
             output reg q);
always @ ( posedge clk )
  begin
     q <= d;
  end
endmodule
module FF (input clk, input d,
            input en, output reg q);
always @ ( posedge clk )
  begin
    if (en)
                                                     enable
     q \ll d;
  end
endmodule
                      Courtesy of Arvind http://
                      csq.csail.mit.edu/6.375/
                                                          L02-31
```

flip-flops with reset

```
always @ ( posedge clk)
begin
  if (~resetN)
    Q <= 0;
  else if ( enable )
    Q <= D;
end    synchronous reset</pre>
```

```
next_X -D Q X
clk -> enable
```

What is the difference?

Latches versus flip-flops

```
module latch
                             module flipflop
  input clk,
                               input clk,
  input d,
                               input d,
  output reg q
                               output reg q
  always @( clk or d )
                               always @ ( posedge clk )
  begin
                               begin
    if (clk)
                                 q \le d;
      q \ll d;
                               end
                                             Edge-triggered
  end
                             endmodule
                                               always block
endmodule
                    Courtesy of Arvind http://
                    csq.csail.mit.edu/6.375/
                                                         L02-33
```

Register

```
module register#(parameter WIDTH = 1)
  input clk,
  input [WIDTH-1:0] d,
  input en,
  output [WIDTH-1:0] q
  always @ ( posedge clk )
  begin
    if (en)
       q \ll d;
  end
endmodule
                      Courtesy of Arvind http://
                       csq.csail.mit.edu/6.375/
                                                            L02-34
```

Register in terms of Flipflops

```
module register2
( input clk,
  input [1:0] d,
  input en,
  output [1:0] q );

always @ (posedge clk)
  begin
  if (en)
   q <= d;
  end
endmodule</pre>
```

Do they behave the same?

yes

Three abstraction levels for functional descriptions

Behavioral Algorithm



Abstract algorithmic description

Manual



Register Transfer Level



Describes how data flows between state elements for each cycle

Logic Synthesis



Gate Level



Low-level netlist of primitive gates

Auto Place + Route





Next time Some examples