JTAG UART

A UART (Universally Asynchronous Receiver-Transmitter) core, to allow for communication between a Nios II Terminal and the DE1-SoC Board.

Device	JTAG UART		
Input/Output	Both		
Address Base	0xFF201000		
Address Map	Address	R/W	Description
	base	R/W	Data Register 31:16 - Number of characters available to read (before this read - see Notes) 15 - read data is valid 7:0 - the data itself
	base+4	R/W	Control Register 31:16 - Spaces available for writing 10 - AC (has value of 1 if JTAG UART has been accessed by host, cleared by writing 1 to it) 9 - Write interrupt is pending 8 - Read interrupt is pending 1 - Enable write interrupts 0 - Enable read interrupts
Initialization	None		
Interrupts	Triggered		On data-received or able to send (see below)
	IRQ Line		8
			Set bit 1 and/or 0 in the Control Register for write and read interrupts respectively.
			Read (write) interrupts acknowledged by reading (writing) to the Data Register
Software Setup	The Monitor Program creates a terminal window automatically, that can be used to send characters to the UART and receive the output from the JTAG UART.		
Reference	Altera JTAG Core Datasheet		

Notes

The Data Register is used for both sending and receiving data — the type of instruction executed (stw or ldw) determines whether you send or receive. Every time you read from this register an 8-bit data byte is ejected from the receive FIFO, and every time you write to it you insert a byte to the send FIFO. Note that reading the data register word will obtain the "Number of Bytes available" in bits [31:16], data valid [15], and will also read the data in bits [7:0] and eject another byte (if any) from the queue. The "Number of Bytes available" returns the utilization of the queue before the current read operation.

Use bit 15 to determine if a read is valid. The "Number of bytes available" must not be used for polling. It returns the state of the queue one cycle earlier than when the bytes are actually available. For example,

1 of 2

reading the data register in the same cycle as a byte is received will result in "1 byte available", but the byte will not be valid, and no bytes will be dequeued from the FIFO.

If you try to send a character when the write FIFO is full, the character will not be sent, and will be lost.

Assembly Example: Sending the character '0' through the JTAG

```
movui r2, 0x30 # ASCII code for 0 movia r7, 0xFF201000 # r7 now contains the base address stwio r2, 0(r7) # Write the character to the JTAG
```

Assembly Example: Polling the JTAG until valid data has been received

```
POLL:
movia r7, 0xFF201000 # r7 now contains the base address
ldwio r2, 0(r7) # Load from the JTAG
andi r3, r2, 0x8000 # Mask other bits
beg r3, r0, POLL # If this is 0 (branch true), data is not valid
```

C Example: Sending "Hello World" through the UART

2 of 2 15 Nov 2021, 6:37 am