
## A - 1 P 2 2 W Same delay \* Alternatively top PMISS W= 3 for W0 = 1.5; Pacitorice Cole Nielsen - 497/360 - EE 5323 HW Nº 5 capacitance: if y=1 Rising dela 2/2 = 4 R/2.4C 2/2 = 4C = 5C TC PT = C = 5C + - R/2.4C + R(6C + 5Ch) = arc + lorc + 5rch Falling => Partie = SRC + 5RCh = Trive) Rating => Partie = Company to the fall = Robert = Trive) Rating => To see the seed to the seed = Robert = Trive) Rating => To see the seed = Trive) Rating => To see the seed to see the seed = Robert = Trive) 2-4.11 (a) 6=179; NAND NUT $6=(n+2)/3 \cdot 1 = (6+2)/3 \cdot 1 = 8/3 = 6$ P= 6+1 =7 N=0, D= N(GH)1/N



Minimum numbers of gater well capacitance will be created with min. gater; so for a buffer this is 2 invester = minimum 1 2 G(Cont)  $20 = d = gh + p = (K + \frac{GH}{K}) + 2^{K}$ es 0=14+64-18 => 0= 12-19K+64 5-9.7 P: L=50 rm V...

4-d[4.5]

4-d[4.5]


6mb W= 18 B 2.519 4.19 Ideal 6 = 4/3.233

1.85 2.69 Ideal P= 3 V=1.1 7= 1100 A -151 B+151 C-151 d= ld- P + gh 4.7158 = 285 + 9.1 91 - 1.86580 CONCLUSTON: Average 6=2.421 close to ided \$ Average P= 3.69 close to idal 3 individual P/E


14= 4.88 + secre 1 & first Conit size Awraye 2.421 3.69 in A = Tp unlocated = 11 04ps UNLocated 17.343ps LOADED WI - 1916 -detp= 11.94ps + 5.403h P= 11.94 = 4.19=PA, 3.403 = 2.895=6A INB: to mloade = 11,95ps to loaded = 16.65 ps (250te) d=Tp= 11.95 + 4,7h P = 11.95 = 14.14 = PB/ 4.4 = 2,519-6B INC to clouded (1gate) = 11.15 ps d= Tp = 1.69 + 3.46 h = Pc= 269 6= 1.89

## Problem 9.7)

To find the logical effort of a 3 IN NOR in FreePDK45, I made a HSPICE simulation with a minimal inverter where L=50nm and W=100nm for the NMOS and W=150nm for the PMOS. I also made a 3 in NOR gate that maintained the same overall ration of P width to Nwidth. This is shown below




I then ran a simulation of the inverter (no loading) with T=110C and Vdd=1.1V to determine the minimal (intrinsic delay) for this process.




Doing this shows that the minimal propagation delay tp0 is 2.856ps

I ran another simulation with this gate loaded with a single inverter, shown below. The loaded delay is 4.72ps, therefore we can say the delay for this inverter with h gates loading it is  $tp = 2.85 + h^*(4.72-2.85) = 2.85 + 1.87*h$ 



The NOR gate was then simulated with no load on the output and a step was applied separately to each input to determine the unloaded delay for each input. The NOR gate was then loaded with a chain of NOR gates as shown below to determine the propagation delay for a single 3IN NOR load. From this a delay equation was derived for each input (on handwritten parts of assignment). The values for logical effort in terms of P and G were then found by dividing the p and g values for each input of the NOR by the minimal inverter p and g values. The found P and G values are listed on the hand written part of this assignment



Above: example simulation of NOR delay for unloaded NOR gate and input A tested. I'm not going to show graphics of all the sims as it is redundant/waste of space. The measured values are given on the handwritten part of this problem

Footeel