國立臺灣大學電機資訊學院資訊工程學系 博士論文

Department of Computer Science and Information Engineering
College of Electrical Engineering and Computer Science
National Taiwan University
Doctoral Dissertation

開普敦 VM

CapeVM: A Fast and Safe VM for Sensor Nodes

賴爾思 Niels Reijers

指導教授: 施吉E教授

Advisor: Professor Chi-Sheng Shih

中華民國 107 年 3 月 March, 2018

國立臺灣大學博士學位論文 口試委員會審定書

開普敦 VM

CapeVM: A Fast and Safe VM for Sensor Nodes

本論文<u>P</u>賴爾思君 (D00922039) 在國立臺灣大學資訊工程學系完成之博士學位論文,於民國 107 年 3 月 28 日承下列考試委員審查通過及口試及格,特此證明

| 口試委員: | | |
|-------|-------|------|
| | | |
| | _ | |
| | | |
| | - | |
| | | |
| | - | |
| | - | |
| 所 長: | | |
| | | |

Acknowledgements

This research was supported in part by the Ministry of Science and Technology of Taiwan (MOST 105-2633-E-002-001), National Taiwan University (NTU-105R104045), Intel Corporation, and Delta Electronics.

摘要

中文摘要

關鍵字: 關鍵字



Abstract

Many virtual machines have been developed targeting resource-constrained sensor nodes. While packing an impressive set of features into a very limited space, most fall short in two key aspects: performance, and a safe, sandboxed execution environment. Since most existing VMs are interpreters, a slow-down of one to two orders of magnitude is common. Given the limited resources available, verification of the bytecode is typically omitted, leaving them vulnerable to a wide range of possible attacks.

In this dissertation we propose CapeVM, a sensor node JVM aimed at delivering both high performance and a sandboxed execution environment that guarantees malicious code cannot corrupt the VM's internal state or perform actions not allowed by the VM.

CapeVM uses Ahead-of-Time compilation to native code to improve performance and introduces a range of optimisations to eliminate most of the overhead present in previous work on sensor node AOT compilers. Safety is guaranteed by a set of run-time and translation-time checks. The simplicity of the JVM's instruction set allows us to perform most of these checks when the bytecode is translated to native code, reducing the need for expensive run-time checks.

Using a set of 12 benchmarks with varying characteristic, including the standard *CoreMark* benchmark, and a number of real sensor node applications, we show this results in an average performance roughly 2.1x slower than unsafe native code. Without safety checks, this drops to 1.7x. Thus,

CapeVM combines the desirable properties of existing work on both safety and virtual machines for sensor networks, with performance overhead than existing solutions.

Keywords: wireless sensor networks, Internet of Things, Java, virtual machines, ahead-of-time compilation, software fault isolation keyword

Contents

| П | 試委 | 員會審定書 | iii |
|----|--------|---|-----|
| A | cknov | vledgements | V |
| 摘 | 要 | | vii |
| Al | ostrac | et | ix |
| 1 | Intr | oduction | 1 |
| | 1.1 | Internet-of-Things | 3 |
| | 1.2 | Virtual machines | 4 |
| | | 1.2.1 Performance | 5 |
| | | 1.2.2 Safety | 10 |
| | 1.3 | Scope | 11 |
| | 1.4 | Research questions and contributions | 13 |
| | 1.5 | Structure of thesis | 14 |
| | 1.6 | List of publications | 15 |
| | 1.7 | Naming | 16 |
| 2 | Bac | kground | 17 |
| | 2.1 | Wireless Sensor Networks and the Internet of Things | 17 |
| | | 2.1.1 High-end IoT devices | 18 |
| | | 2.1.2 Resource-constrained sensor nodes | 18 |
| | 2.2 | The Java virtual machine | 20 |

| | | 2.2.1 | JVM bytecode | 21 |
|---|--|---|--|---|
| | | 2.2.2 | Memory | 22 |
| | | 2.2.3 | Sandbox | 23 |
| | | 2.2.4 | WAT, AOT, and JIT compilation | 24 |
| 3 | Stat | e of the | art | 27 |
| | 3.1 | Progra | mming WSN and IoT devices | 27 |
| | | 3.1.1 | WuKong | 29 |
| | 3.2 | Sensor | node virtual machines | 31 |
| | | 3.2.1 | Darjeeling | 32 |
| | 3.3 | Perform | mance | 35 |
| | | 3.3.1 | AOT compilation for sensor nodes | 36 |
| | 3.4 | Safety | | 39 |
| | | 3.4.1 | Source code approaches | 40 |
| | | 3.4.2 | Native code approaches | 40 |
| | | | | |
| 4 | Сар | eVM | | 43 |
| 4 | Cap 4.1 | | | |
| 4 | - | Goals | lation process | 43 |
| 4 | 4.1 | Goals Compi | | 43 45 |
| 4 | 4.1 | Goals Compi | lation process | 43 45 46 |
| 4 | 4.1 | Goals Compi Transla | lation process | 43 45 46 46 |
| 4 | 4.1 | Goals Compi Transla 4.3.1 | lation process | 43 45 46 46 48 |
| 4 | 4.1 | Goals Compi Transla 4.3.1 4.3.2 | lation process | 43 45 46 46 48 49 |
| 4 | 4.1 | Goals Compi Transla 4.3.1 4.3.2 4.3.3 4.3.4 | lation process | 43 45 46 46 48 49 50 |
| 4 | 4.1 4.2 4.3 | Goals Compi Transla 4.3.1 4.3.2 4.3.3 4.3.4 Limita | lation process ating bytecode to native code Branches Darjeeling split-stack architecture Peephole optimisation Bytecode modification | 43 45 46 46 48 49 50 |
| 4 | 4.1 4.2 4.3 4.4 4.5 | Goals Compi Transla 4.3.1 4.3.2 4.3.3 4.3.4 Limita | lation process ating bytecode to native code Branches Darjeeling split-stack architecture Peephole optimisation Bytecode modification tions platforms | 43 45 46 46 48 49 50 |
| | 4.1 4.2 4.3 4.4 4.5 | Goals Compi Transla 4.3.1 4.3.2 4.3.3 4.3.4 Limita Target | lation process ating bytecode to native code Branches Darjeeling split-stack architecture Peephole optimisation Bytecode modification tions platforms | 433 463 464 484 495 50 515 533 |
| | 4.1 4.2 4.3 4.4 4.5 Opti | Goals Compi Transla 4.3.1 4.3.2 4.3.3 4.3.4 Limita Target | lation process ating bytecode to native code Branches Darjeeling split-stack architecture Peephole optimisation Bytecode modification tions platforms | 43 45 46 48 49 50 51 53 |

| | | 5.1.3 | Method call overhead | 56 |
|---|-----------------|--|--|--|
| | | 5.1.4 | Optimisations | 57 |
| | 5.2 | Manua | ally optimising the Java source code | 57 |
| | 5.3 | AOT to | ranslation overhead | 59 |
| | | 5.3.1 | Improving the peephole optimiser | 60 |
| | | 5.3.2 | Simple stack caching | 60 |
| | | 5.3.3 | Popped value caching | 63 |
| | | 5.3.4 | Mark loops | 65 |
| | | 5.3.5 | Instruction set modifications | 67 |
| | 5.4 | Metho | d calls | 72 |
| | | 5.4.1 | Lightweight methods | 73 |
| | | 5.4.2 | Overhead comparison | 78 |
| | | 5.4.3 | Creating lightweight methods | 79 |
| | | 5.4.4 | Limitations and tradeoffs | 81 |
| | | | | |
| 6 | Safe | tv | | 83 |
| 6 | Safe | • | al flow safety | 83 |
| 6 | Safe 6.1 | Contro | ol flow safety | 86 |
| 6 | | Contro | Simple instructions | 86 86 |
| 6 | | Contro 6.1.1 6.1.2 | Simple instructions | 868687 |
| 6 | | Contro 6.1.1 6.1.2 6.1.3 | Simple instructions | 86868787 |
| 6 | 6.1 | Contro 6.1.1 6.1.2 6.1.3 6.1.4 | Simple instructions | 8686878788 |
| 6 | | Control 6.1.1 6.1.2 6.1.3 6.1.4 Memori | Simple instructions Branch instructions Invoke instructions Return instructions ry safety | 86 86 87 87 88 89 |
| 6 | 6.1 | Control 6.1.1 6.1.2 6.1.3 6.1.4 Memori 6.2.1 | Simple instructions Branch instructions Invoke instructions Return instructions ry safety The operand stack | 86 86 87 87 88 89 |
| 6 | 6.1 | Control 6.1.1 6.1.2 6.1.3 6.1.4 Memori 6.2.1 6.2.2 | Simple instructions Branch instructions Invoke instructions Return instructions ry safety The operand stack STORE | 86 86 87 87 88 89 91 |
| 6 | 6.1 | Control 6.1.1 6.1.2 6.1.3 6.1.4 Memori 6.2.1 6.2.2 6.2.3 | Simple instructions Branch instructions Invoke instructions Return instructions ry safety The operand stack STORE PUTSTATIC | 86 86 87 87 88 89 91 92 93 |
| 6 | 6.1 | Control 6.1.1 6.1.2 6.1.3 6.1.4 Memori 6.2.1 6.2.2 6.2.3 6.2.4 | Simple instructions Branch instructions Invoke instructions Return instructions ry safety The operand stack STORE PUTSTATIC PUTFIELD and PUTARRAY | 86 86 87 87 88 89 91 92 93 |
| 6 | 6.1 | Control 6.1.1 6.1.2 6.1.3 6.1.4 Memori 6.2.1 6.2.2 6.2.3 6.2.4 Hardw | Simple instructions Branch instructions Invoke instructions Return instructions ry safety The operand stack STORE PUTSTATIC PUTFIELD and PUTARRAY rare acceleration | 86 86 87 87 88 89 91 92 93 93 |
| 6 | 6.1 | Control 6.1.1 6.1.2 6.1.3 6.1.4 Memori 6.2.1 6.2.2 6.2.3 6.2.4 Hardw 6.3.1 | Simple instructions Branch instructions Invoke instructions Return instructions ry safety The operand stack STORE PUTSTATIC PUTFIELD and PUTARRAY | 86 86 87 88 89 91 92 93 93 95 96 |

| 7 | Eval | luation | | 99 |
|---|------|--|---|----|
| | 7.1 | Benchmarks and experimental setup | 1 | 00 |
| | | 7.1.1 Implementation details | | 00 |
| | | 7.1.2 Experimental setup | | 04 |
| | 7.2 | CoreMark | | 05 |
| | | 7.2.1 Manual optimisations | | 06 |
| | | 7.2.2 'Unfair' optimisations | | 07 |
| | 7.3 | AOT translation: performance | | 12 |
| | 7.4 | AOT translation: code size | | 16 |
| | | 7.4.1 VM code size and break-even point | | 17 |
| | | 7.4.2 VM memory consumption | | 19 |
| | 7.5 | Benchmark details | | 19 |
| | 7.6 | Method invocation | | 24 |
| | 7.7 | The cost of safety | | 29 |
| | | 7.7.1 Run-time cost | | 29 |
| | | 7.7.2 Code-size cost | | 33 |
| | | 7.7.3 Comparison to native code alternatives | | 33 |
| | 7.8 | Expected perfomance on other platforms | | 36 |
| | | 7.8.1 Number of registers | | 36 |
| | | 7.8.2 Word size | | 38 |
| | 7.9 | Limitations and the cost of using a VM | | 40 |
| 8 | T | and from IVM | , | 43 |
| O | | sons from JVM | | |
| | 8.1 | A tailored standard library | | |
| | 8.2 | Support for constant data | | |
| | 8.3 | Support for nested data structures | | 47 |
| | 8.4 | Better language support for shorts and bytes | | 49 |
| | 8.5 | Simple type definitions | | 50 |
| | 8.6 | Explicit and efficient inlining | 1 | 50 |
| | 8.7 | An optimising compiler | | 51 |

| | 8.8 | Alloca | ting objects on stack | 152 |
|-----|--------|----------|-------------------------------------|-----|
| | 8.9 | Recons | sidering advanced language features | 154 |
| | | 8.9.1 | Threads | 154 |
| | | 8.9.2 | Exceptions | 155 |
| | | 8.9.3 | Virtual methods | 155 |
| | | 8.9.4 | Garbage collection | 155 |
| | 8.10 | Buildin | ng better sensor node VMs | 156 |
| 9 | Con | clusion | | 157 |
| A | LEC | bench | mark source code | 161 |
| В | Outl | ier dete | ection benchmark source code | 163 |
| C | Heat | detect | ion benchmark source code | 165 |
| | | C.0.1 | Calibration | 165 |
| | | C.0.2 | Detection | 165 |
| Bil | bliogr | aphy | | 167 |



List of Figures

| 1.1 | Highlevel overview of the compilation process | 12 |
|-----|--|-----|
| 2.1 | Highlevel overview of JVM memory design | 23 |
| 3.1 | Example WuKong flow based programme | 29 |
| 3.2 | Darjeeling infusion process | 33 |
| 3.3 | Unused memory for 32 and 16-bit stack width | 33 |
| 3.4 | Darjeeling split operand stack | 34 |
| 3.5 | Three approaches to provide a safe execution environment | 39 |
| 4.1 | Java to native AVR compilation | 45 |
| 4.2 | Object and stack frame layout | 48 |
| 5.1 | Base class and sub class layout | 70 |
| 5.2 | Number of CoreMark method calls vs. duration | 73 |
| 5.3 | Stack frame layout for a normal method f, which calls lightweight method | |
| | g_lw, which in turn calls lightweight method h_lw | 76 |
| 6.1 | Global memory layout and the areas accessible to the application | 89 |
| 7.1 | Performance overhead per category | 113 |
| 7.2 | Performance overhead per benchmark | 113 |
| 7.3 | Code size overhead per category | 116 |
| 7.4 | Code size overhead per benchmark | 117 |
| 7.5 | XXTEA performance overhead for different number of pinned register pairs | 122 |

| 7.6 | Per benchmark performance overhead different number of pinned register | | |
|------|---|-----|--|
| | pairs | 123 | |
| 7.7 | Overhead increase due to safety checks | 129 | |
| 7.8 | Percentage of array/object load/store instructions and cost of read/write | | |
| | safety | 130 | |
| 7.9 | Comparison of safety cost with heap bounds in memory or registers | 130 | |
| 7.10 | Performance for different stack cache sizes (in pairs of registers) | 137 | |
| 7.11 | Performance for different data sizes | 138 | |
| 8.1 | The RefSignature data structure | 148 | |

List of Tables

| 1.1 | Slowdown for interpreting sensor node VMs | 5 |
|-----|--|-----|
| 1.2 | Energy consumption breakdown for the Mercury motion analysis application | 6 |
| 1.3 | LEC compression energy savings | 8 |
| 2.1 | Main characteristics of the ATmega128 and MSP430F1611 CPUs | 19 |
| 3.1 | Example of Ellul's AOT translation of c=a+b; | 37 |
| 3.2 | Ellul's peephole optimisations | 37 |
| 4.1 | Translation of do{A>>>=1;} while(A>B); | 47 |
| 4.2 | CapeVM's peephole optimisations | 49 |
| 5.1 | List of optimisations per overhead source | 57 |
| 5.2 | Improved peephole optimiser | 61 |
| 5.3 | Simple stack caching | 62 |
| 5.4 | Popped value caching | 64 |
| 5.5 | Mark loops | 66 |
| 5.6 | Constant bit shift optimisation | 68 |
| 5.7 | Approximate cycles of overhead caused by different ways of invoking a | |
| | method | 79 |
| 6.1 | List of safety checks | 84 |
| 6.2 | Instructions affecting control flow | 86 |
| 6.3 | Instructions writing to memory | 90 |
| 7.1 | Benchmarks used in the evaluation | 109 |

| 7.2 | Effect of manual source optimisation on the CoreMark benchmark | 110 |
|------|---|-----|
| 7.3 | Performance data per benchmark | 111 |
| 7.4 | Code size data per benchmark | 115 |
| 7.5 | Code size and memory consumption | 118 |
| 7.6 | Methods per benchmark and relative performance for normal, lightweight | |
| | invocation, and inlining | 125 |
| 7.7 | Cost of safety guarantees | 128 |
| 7.8 | Overhead for the fill array benchmark as a percentage of native $C \ \dots \ \dots$ | 134 |
| 7.9 | Number or registers and word size for the ATmega, MSP430, and Cortex | |
| | $M0\ldots\ldots\ldots\ldots\ldots\ldots\ldots\ldots\ldots$ | 136 |
| 7.10 | Performance for different stack cache sizes (in pairs of registers) | 137 |
| 7.11 | Performance for different data sizes | 138 |
| 8.1 | Point requiring attention in future sensor node VMs | 144 |
| 8.2 | Size of Darjeeling VM components | 144 |
| 9 1 | Comparison of our approach to related work | 159 |

List of Listings

| 1 | JVM bytecode for a=b+c; |
|----|---|
| 2 | Outline of a typical interpreter loop |
| 3 | Optimisation of the bubble sort benchmark |
| 4 | Simple, stack-only lightweight method example |
| 5 | Comparison of lightweight and normal method invocation |
| 6 | Full lightweight method call |
| 7 | Comparison of hand written lightweight method and converted Java method 8 |
| 8 | Heap bounds check |
| 9 | C and Java version of the CoreMark list data structures |
| 10 | Fill array benchmark (8-bit version) |
| 11 | Darjeeling bytecode to initialise a byte array of constant data 14 |
| 12 | MoteTrack RefSignature data structure |
| 13 | Avoiding multiple object allocations in the LEC benchmark |



Chapter 1

Introduction

Production of integrated circuits has advanced at a consistent and rapid pace for over half a century, doubling the transistors density every one to two years in accordance with Moore's law. Only in recent years has the cadence slowed as we approach fundamental physical limits.

While Moore's law is most commonly associated with improvements in performance, it has also allowed us to reduce the size of computers: doing the same thing in ever smaller packages. This trend has not been as smooth as the continuous improvements in performance. While any improvement in performance is a direct advantage, a small reduction in size usually is not. However, it enables revolutions at certain thresholds: moving from room-sized computers to home computers and PCs in every home, scaling them down further to portable/laptop computers, and eventually handhelds and smart phones. Once established, each of these areas then benefitted from Moore's law to improve their capabilities, but the truly disruptive moments are when miniaturisation allowed whole new applications areas to emerge.

The term 'ubiquitous computing' was coined by Mark Weiser, predicting in 1991 that computing would move from a dedicated device on the desktop, to devices all around us, from alarm clocks to coffee makers [93]. Around the turn of the century, we were able able to scale down useful, working devices to the size of a few millimetres [91]. This led to the start of research into Wireless Sensor Networks (WSN): many small and inexpensive sensor nodes, often called 'motes', working together to perform continuous automated

sensing tasks.

Many promising WSN applications were proposed, ranging from military applications [5], to precision agriculture [46], habitat monitoring [58], and environmental monitoring [94, 14]. While the applications vary greatly, the hardware platforms used to build WSN applications are all quite similar, and usually very resource-constrained.

Sensor nodes are small and battery powered, and many applications require a lifetime measured in weeks or months rather than hours, so maintaining a very low power consumption is critical. To achieve this, the CPUs used for sensor nodes are kept very simple. While they lack most of the advanced features found in modern desktop CPUs, they typically do have several sleep modes, allowing them to reduce power consumption by over 99%. Extremely long battery life is possible by keeping the CPU in sleep state for most of the time, only occasionally waking up to perform its sensing task. Since RAM requires power to maintain its state even in sleep mode, it is also limited, typically to only a few KB of RAM, a full six orders of magnitude less than most modern computers.

In 2001 Pister predicted that by 2010, the size of these devices would be reduced to a cubic centimetre, and cost to less than a dollar [67]. While the first prediction has come true [90], the latter so far has not. Future improvements in IC technology may allow more powerful devices at the same level of cost and power consumption, but for many applications an increase in battery lifetime or a reduction in cost may be more valuable, and may enable new applications not possible at the current level of technology.

Thus, much of the research into WSN is about the tradeoffs involved in achieving useful functionality in as small a space as possible, gradually exploring the design space between capabilities, accuracy and performance on one side, and their cost in terms of memory and power consumption on the other. New protocols were developed at every layer in an application, optimising them for the specific constraints of sensor nodes. This includes lightweight MAC protocols for radio communication, trading latency for energy by turning off the radio as much as possible [97, 88], lightweight operating systems and virtual machines, trading functionality for size and complexity [50, 33, 35, 48, 13], lightweight routing and data aggregation [41, 11], lightweight data compression and reprogramming

techniques, trading CPU cycles for transmitted bits [59, 71], lightweight localisation, trading accuracy for complexity [64, 73, 74], etc.

What these have in common is that they revisit classing computer science problems, and adjust them to fit one a sensor node, making trade-offs to optimise for power consumption, either directly by reducing the time the processor or radio is active, or indirectly by reducing code size and memory consumption enough for them to run on the extremely low power, but very resource-constrained CPUs.

1.1 Internet-of-Things

Recently, research into the Internet-of-Things (IoT) focusses on connecting many every-day objects and building smart applications with them. In this vision, similar to Weiser's ubiquitous computing, any object could be connected to the internet, and cooperate to achieve useful goals. For example a house with a smart airconditioning system may use sensors in each room, weather forecast information downloaded from the internet, past data on how the house responds to weather changes, and the user's current location, and combine all of this information to conserve energy while making sure the house is at a comfortable temperature when the user gets home.

While IoT and WSN overlap and are sometimes used interchangeably, an important difference is that in WSN research, applications typically consist of a large number of homogeneous and resource-constrained nodes, where IoT devices come in a wide range, with vastly different performance characteristics, cost, and power requirements.

On one end of this spectrum are devices like the Intel Edison and Raspberry Pi. These are the results of another decade of miniaturisation since the beginning of WSN research, and are basically a complete PC in a very small form factor. They are powerful enough to run a normal operating system like Linux, but relatively expensive and power hungry. On the other end are more traditional WSN CPUs like the Atmel ATmega or Texas Instruments MSP430: much less powerful, but also much cheaper and low power enough to potentially last for months or years on a single battery. Since both classes of devices have such different characteristics, solutions that are appropriate for one usually don't work for

the other.

A second important difference between WSN and IoT applications is that in WSN applications the network is usually dedicated to a specific task and the hardware is an integral part of the design of the application. In the broadest IoT vision, the smart devices in the user's environment cooperate to implement new applications, but these devices may come from many different vendors and may not be specifically designed for the application the user wants to run. Coming back to the example from Weiser's paper [93], it is unlikely a user would be willing to buy a matching pair of a coffee maker and an alarm clock, just so that they will work together to have his coffee ready in the morning. The challenge for IoT is to allow a smart coffee maker and a smart alarm clock to be programmed in such a way to enable this application.

Thus, many IoT applications are inherently heterogeneous, and as Gu points out [33], even when powerful devices are used like the Raspberry Pi, it is not unusual for low power devices to be included to form a hybrid network and take advantage of their extremely long battery lifetime. One of the main challenges then becomes how to programme these networks of IoT devices.

1.2 Virtual machines

The use of virtual machines has been common in desktop computing for a long time, with Java and .Net being the most well-known examples. There are several advantages to using VMs, the most obvious one being platform independence. Java enables a vast number of different models of Android phones to run the same applications. In a heterogenous environment as IoT applications are expected to be, a VM can significantly ease the deployment of these applications if the same programme can be run on any node, regardless of it's hardware platform.

A second advantage is that a VM can offer a safe execution environment, preventing buggy or malicious code from disabling the device.

Since the early days of WSN research, many VMs, some based on Java and .Net, have been developed to run on resource-constrained sensor nodes. They manage to pack

Table 1.1: Slowdown for interpreting sensor node VMs

| VM | Source | Platform | Performance vs native C |
|--------------|--------------------------------|----------------------------------|-------------------------------------|
| Darjeeling | Delft University of Technology | ATmega128 | 30x-113x slower [13] |
| TakaTuka | University of Freiburg | Mica2 (AVR) and JCreate (MSP) | 230x slower [22] |
| TinyVM | Yonsei University | ATmega128 | 14x-72x slower [38] |
| DVM | UCLA | ATmega128L | 108x slower [9] 500x slower [45] |
| SensorScheme | University of Twente | MSP430 | 4x-105x slower [25] |

an impressive set of features on such a limited platform, but sacrifice performance, and usually do not provide a safe execution environment.

1.2.1 Performance

The VMs for which we have found concrete performance data are shown in Table 1.1. The best case, the 4x slowdown seen in one of SensorScheme's benchmarks, is a tiny benchmark that only does a single call to a random number generator, so this only tells us a function call costs about 3 times longer than generating the random number. Apart from this single data point, all interpreting VM are between one and two orders of magnitude slower than native code.

In many scenarios this may not be acceptable for two reasons: for many tasks such as periodic sensing there is a hard limit on the amount of time that can be spent on each measurement, and an application may not be able to tolerate a slowdown of this magnitude. For applications that sample close to the maximum rate a node could process, any reduction in performance directly translates to a reduction in the sampling rate.

Perhaps more importantly, one of the main reasons for using such tiny devices is their extremely low power consumption. In many applications the CPU is expected to be in sleep mode most of the time, so little energy is spent on the CPU compared to communication or sensors.

However, if the slowdown incurred by a VM means the CPU has to stay in active mode 10 to 100 times longer, this means 10 to 100 times more energy is spent on the CPU and it may suddenly become the dominant factor and reduce battery lifetime. To illustrate this

Table 1.2: Energy consumption breakdown for the Mercury motion analysis application, source: [54])

| Component | Energy (µJ) |
|-----------------------------------|-------------|
| Sampling accel | 2,805 |
| CPU (activity filter) | 946 |
| Radio listen (LPL, 4% duty cycle) | 2,680 |
| Time sync protocol (FTSP) | 125 |
| Sampling gyro | 53,163 |
| Log raw samples to flash | 2,590 |
| Read raw samples from flash | 3,413 |
| Transmit raw samples | 19,958 |
| Compute features | 718 |
| Log features to flash | 34 |
| Read features to flash | 44 |
| Transmit features | 249 |
| 512-point FFT | 12,920 |

we will look at two concrete examples below.

Mercury

Few applications report a detailed breakdown of their power consumption. One that does is Mercury [54], a platform for motion analysis. The data reported in their paper is copied in Table 1.2. The greatest energy consumer is the sampling of a gyroscope, at 53,163 μ J. Only 1,664 μ J is spent in the CPU on application code for an activity recognition filter and feature extraction. When multiplied by 10 or 100 however, the CPU becomes a very significant, or even by far the largest energy consumer.

Table 1.2 also shows us that transmitting raw data is a major energy consumer. To reduce this, Mercury has the option of first extracting features from the sensor data, and transmitting these instead, achieving a 1:60 compression. Mercury has five feature detection algorithms built in: maximum peak-to-peak amplitude; mean; RMS; peak velocity; and RMS of the jerk time series. But they note that the exact feature extractor may be customised by an application.

This is the kind of code we may want to update at a later time, where using a VM could be useful to provide safety and platform independence. However, at more than a 27x slowdown in the feature extraction algorithm, which is right in the range seen for most VMs, this would not work anymore, because more energy would then be spent in the CPU

than we would save on transmission.

Finally, a more complex operation such as a 512 point FFT costs 12,920 mJ. For tasks like this, even a slowdown by a much smaller factor will have a significant impact on the total energy consumption.

Lossless compression

As a second example we consider lossless data compression. Since the radio is often one of the major power consumers on mobile devices, compressing data before it is sent is an attractive option to conserve energy spent on transmission, but energy must also be spent on CPU cycles during (de)compression. Barr and Asanović have analysed this tradeoff for five compression algorithms on the Skiff research platform, with hardware similar to the Compaq iPAQ. The break-even point was found to be at about 1000 instructions for each bit saved, beyond which the energy spent on compression would start to outweigh the energy saved on transmission. In their experiments this happened for a number of combinations of compression algorithms and input data. In these situations, using compression increases total energy consumption, compared to sending uncompressed data [10].

Most of the traditional algorithms, such as the ones considered by they Barr and Asanović, are too complex to run on a sensor node, so specialised compression algorithms have been developed for sensor nodes. One such algorithm is LEC [59], a simple lossless compression algorithm that can be implemented in very little code and only needs to maintain a few bytes of state. We will use a rough calculation to show why performance is also a concern for the simpler compression algorithms developed for sensor nodes.

Using the power consumption data from the datasheets for the Atmel ATmega128 [61] CPU, we estimate the energy per CPU cycle in active mode. Running at 8 Mhz and 2.7V, the ATmega consumes 7.5 mA.

$$7.5mA * 2.7V/8MHz = 2.53nJ/cycle$$
 (1.1)

We can do a similar calculation to determine the energy per bit for the Chipcon CC2420 IEEE 802.15.4 transceiver. This radio can transmit at 250 kbps, but the small frame size

Table 1.3: LEC compression energy savings

| Energy consumption ATmega128 per cycle CC2420 per transmitted bit | 2.53 nJ/cycle 288.2 nJ/bit |
|---|-------------------------------|
| LEC compression | |
| bits saved | 2256 bits |
| cycles spent | 97052 cycles |
| cycles per bit | 43 cycles/bit |
| Energy saved | 650 μJ |
| Energy expended | 246 μJ |
| Ratio saved/expended | 2.6x |

of the 802.15.4 protocol introduces overhead, and Latreé et al. calculate a maximum throughput of 163 kpbs [47]. The CC2420 can also operate at 2.7 V, and consumes between 8.5 and 17.4 mA depending on transmission power. Using the higher value, so that compression will be more worthwhile, this yields

$$17.4mA * 2.7V/163kbps = 288.2nJ/bit (1.2)$$

As a result, we can spend $288.2/2.53 \approx 114$ cycles per bit to reduce the size of the transmitted data, and still conserve energy.

We implemented the LEC compression algorithm and used it to compress a dataset of 256 16-bit ECG measurements [66], or 4096 bits of data. The results are shown in Table 1.3. LEC compression reduced the dataset to 1840 bits, saving 2256 bits, or 651 μJ on transmitting the data, at the expense of 246 μJ extra energy spent in the CPU.

This shows that for this combination of hardware and sensor data, LEC compression is effective in reducing total energy consumption. However the energy saved is only 2.6x more than the extra energy expended on the CPU. This means that if running the compression in a VM slows down the algorithm by a factor of more than 2.6x, this would tip the balance in favour of just sending the raw data.

Where exactly the break-even point lies depends on many factors. The CPUs and radio used in this calculation are very common in typical sensor nodes, for example the widely used Telos platform [68] is based on the CC2420 radio and the ATmega cpu is found in many Arduinos. However many parameters will affect the results. Power consumption is

roughly linear in relation to clock frequency, so at the same voltage the cost per cycle will be similar, but at lower frequencies the CPU can operate at a lower voltage which lowers the cost per cycle. The cost per bit depends on many factors including the link quality. A bad link will increase the cost per bit due to retransmissions, but if the node chooses to transmit at a lower power, for example to reduce the number of neighbours and collisions, the cost per bit will be lower than calculated.

This calculation is a good example of a situation where the slowdown caused by current sensor node VMs will be a problem. For Mercury's feature extraction, the break-even point is around 27x slowdown, while for this case of LEC compression it is at only 2.6x. While the exact numbers depend on the application, it is clear that a slowdown of one to two orders of magnitude will affect battery lifetime in many applications.

Ahead-of-Time compilation

Thus, a better performing VM is needed, preferably one that performs as close to native performance as possible. Translating bytecode to native code is a common technique to improve performance in desktop VMs. Translation can occur at three moments: offline, ahead-of-time (AOT), or just-in-time (JIT). JIT compilers translate only the necessary parts of bytecode at run time, just before they are executed. They are common on desktops and on more powerful mobile environments, but are impractical on sensor node platforms that can often only execute code from flash memory. This means a JIT compiler would have to write to flash memory at run time, which is expensive and would cause unacceptable delays. Translating to native code offline, before it is sent to the node, has the advantage that more resources are available for the compilation process. We do not have a JVM compiler that compiles to our sensor node's native code to test the resulting performance, but we would expect it would be similar to compiled C code in most cases. However, doing so, even if only for small, performance critical sections of code, sacrifices the two of the key advantages of using a VM: The host now needs knowledge of the target platform, and needs to prepare a different binary for each type of CPU used in the network, and for the node it will be difficult to provide a safe execution environment when it receives binary code.

Therefore, this dissertation will focus on the middle option: translating the bytecode to native code on the device itself, at load time. We will build on previous work by Joshua Ellul [22] on AOT translation on sensor nodes. This approach reduces performance overhead to a slowdown of up to 9x, significantly faster than the interpreting VMs, but not fast enough for the LEC compression example. Unfortunately, it also results in an increase in the size of the stored programmes of up to 4.5x, which limits the size of the programmes that can be loaded on a device.

1.2.2 Safety

Low-cost low-power sensor node CPUs have a very simple architecture. They typically do not have a memory management unit (MMU) or privileged execution modes to isolate processes. Instead, the entire address range is accessible from any part of the code running on the device.

At the same time, sensor node code can be quite complex. While programming in a high-level language can reduce the risk of programming errors, the limited resources on a sensor device still often force us to use more low-level style approaches to fit as much functionality and data on a device, for example by storing data in simple byte arrays instead of using more expensive objects. In such an environment, mistakes are easily made, and with full access to the entire address space can have catastrophic consequences. A second threat comes from malicious code. As IoT applications become more widespread, so do the attacks against them, and the unprotected execution environment of sensor node CPUs makes them an attractive target.

To guard against both buggy code and malicious attacks, a desirable property would be the ability to execute code in a sand boxed manner and isolate untrusted application code from the VM itself. Specifically, we would like to guarantee that malicious code cannot:

- 1. write to memory outside the range assigned by the VM
- 2. perform actions it does not have permission for

3. retain control of the CPU indefinitely

Note that these guarantees do not say anything about the correctness of the application itself: buggy code may still corrupt it's own state. More fine-grained checks can be useful to reduce the risk of bugs and speed up the development process by detecting them earlier. Safe TinyOS [17] adds run-time checks to detect illegal writes, and can do so efficiently by analysing the source code before it is compiled. However, this doesn't protect against malicious code being sent to the device and depends on the correctness of the host.

Our approach depends only on the correctness of our VM, and guarantees it can always regain control of the node and terminate any misbehaving application before it executes an illegal write or performs an action it is not permitted to.

1.3 Scope

Internet-of-Things devices come in a wide range with varying capabilities. The larger IoT platforms are powerful enough to run standard operating systems, tools and languages, and VMs are well established as a good way to programme devices powerful enough to run advanced JIT compilers. This dissertation focusses specifically on small sensor nodes for which no such standards exists. These platforms have the following characteristics:

- Separate data and programme memory: Memory is split into RAM for data, and flash memory for code. While some device can execute code from both RAM and flash [82], others cannot [61].
- Very limited memory: Since RAM consumes energy even when the CPU is in sleep mode, it is typically restricted to 10 KB of RAM or less. More flash memory is usually available to hold programmes, but at 32-256KB this is still very limited.
- Simple CPUs: While usually rich in IO to drive actuators and read from sensors, the rest of the CPUs used in these devices is usually a very simple design to save cost and power consumption. Instructions usually take a fixed number of cycles, since memory is on chip access times are constant and fast, and there are no complicating factors like deep pipelines, caches, or branch predictions.



Figure 1.1: Highlevel overview of the compilation process

Very limited energy budget: Typical usage scenarios for WSNs demand a long battery lifetime, since frequent replacement or recharging would be too impractical or costly. All aspects of WSN software design are therefore focused towards minimizing energy use.

Our focus on sensor nodes raises the question of how platform independent our VM is, since IoT applications may mix both classes, and the ability to use a single binary to programme multiple classes of devices is exactly one of the advantages of using a VM. While the optimisations we propose are specifically developed to work in a resource-constrained sensor device, the bytecode is very close to standard Java, so a more powerful device would have no problem running it just as efficiently as it runs normal Java code.

AOT compiler Figure 1.1 shows the high level compilation process. The host PC will compile some source code to bytecode, which is uploaded to the target node. Instead of interpreting this bytecode, our VM will translate it at load time, and then execute the resulting native code.

We will see that in order to achieve good performance, an optimising compiler is necessary to generate high quality bytecode. However, the focus in this dissertation is on the AOT compiler running on the sensor node, and on what performance it could deliver, given good quality bytecode.

Although we will make some changes to the way the bytecode is produced, building a full optimising compiler is clearly outside the scope of this dissertation. To determine what level of performance is possible, we will do some manual optimisations to the source code to get better quality bytecode. But we limit these to optimisations that an optimising compiler could do automatically.

Source language Note that in Figure 1.1 we use 'source code' and 'bytecode' instead of Java or JVM bytecode, since the use of Java was only motivated by the availability of existing work to build upon, most notably the Darjeeling VM [13], not because we believe Java to be a particularly good choice.

We will see that in fact Java, in its current form, is not well suited for sensor node applications, and we will end this dissertation with a number of suggestions on how to remedy these issues.

1.4 Research questions and contributions

The main focus of this dissertation is on assessing the suitability of VMs as a means to programme sensor node devices. The main research questions we will answer are:

- a. How close can an Ahead-of-Time compiling sensor node VM come to native C performance, and what are the tradeoffs?
- b. Can a VM be an efficient way to provide a safe, sandboxed execution environment on a sensor node?
- c. Is Java a suitable language for a sensor node VM, and how may it be improved?

Specifically, this dissertation makes the following contributions:

- 1. We identify the major sources of overhead when using the baseline approach to Ahead-of-Time compilation described by Ellul and Martinez [23, 22].
- Using the results of this analysis, we propose a set of eleven optimisations to address
 each source of overhead. These include improvements to Ellul's AOT approach,
 modifications to the VM's bytecode, and a lightweight alternative to Java method
 invocation.

- We show that in addition to these improvements to the AOT compiler, better optimisation in the Java to JVM bytecode compiler is critical to achieving good performance.
- 4. We describe a number of checks that are sufficient for the VM to provide a safe, sandboxed execution environment, and show most checks can be done at load time, reducing the overhead of run-time checks.
- 5. We evaluate our optimisations using a set of benchmarks with varying characteristics, including the commonly used *CoreMark* benchmark [83] and a number of real sensor node applications. We show these optimisations:
 - Reduce the size of the generated code by 40%, allowing larger programmes to be loaded, and quickly compensating for the increase in VM size due to these optimisation,
 - Allow constant data to be placed in flash memory, enabling applications with constant tables that could not be implemented in other current VMs.
 - Eliminate 90% of the performance overhead caused by the JVM's stack-based architecture, and 79% of performance overhead overall.
- 6. Using the same benchmarks we evaluate the cost of our safety checks, and show this cost to be comparable to or lower than the two existing approaches to provide a safe execution environment on a sensor node, while providing platform independence at the same time.
- 7. Finally, we identify a number of aspects of the Java language and virtual machine that ultimately make it a bad match for sensor nodes, and propose ways to address these issues in future sensor node VMs.

1.5 Structure of thesis

Chapter 2 introduces some necessary background knowledge on wireless sensor networks, Java and the Java virtual machine, and JIT and AOT compilation.

Chapter 3 discusses the state of the art in improving performance for sensor node VMs and providing safe execution environments.

Chapter 4 describes the global design of CapeVM.

Chapter 5 first analyses the sources of overhead for the current state of the art in sensor node AOT compilers, and then presents a set of optimisations to address each of these sources. In a number of cases where there were multiple options to implement an optimisation we also describe alternatives and motivate our choice.

Chapter 6 presents a set of checks that allow CapeVM to provide the sandbox safety guarantees described in Section 1.2.2, and shows how the JVM's simple design allows for most of these checks to be done at load time.

Chapter 7 evaluates the effect of the optimisations presented in Section 5 and the cost of the safety checks presented in Section 6 and compares this with related work on safe execution environments. We use a set of benchmarks with different characteristics, both synthetic ones to show the behaviour in extreme cases and several benchmarks taken from real sensor node code.

Chapter 8 describes a number of issues we encountered while doing this work, which show Java in its current form is not the best choice for a sensor node VM, and suggests ways to improve these in future sensor node VMs.

Chapter 9 concludes this work.

1.6 List of publications

This dissertation is based on previously published technical reports or conference proceedings. The material presented in the subsequent chapters is based on the content of these publications.

- N. Reijers, K. J. Lin, Y. C. Wang, C. S. Shih, and J. Y. Hsu, "Design of an Intelligent Middleware for Flexible Sensor Configuration in M2M Systems", 2nd International Conference on Sensor Networks (SENSORNETS), February 2013.
- N. Reijers and C.-S. Shih, "Ahead-of-Time Compilation of Stack-Based JVM Byte-

code on Resource-Constrained Devices", International Conference on Embedded Wireless Systems and Networks (EWSN), February 2017.

 N. Reijers and C.-S. Shih, "Improved Ahead-of-Time Compilation of Stack-Based JVM Bytecode on Resource-Constrained Devices", arXiv:1712.05590, December 2017.

1.7 Naming

In literature various names are used for our target devices. The word *mote* was common in early WSN research, as was *sensor node*, or *device* although the latter may also refer to larger, more powerful devices. In this dissertation we will use the terms *sensor node* or simply *node* interchangeably to refer solely to the type of severely resource-constrained devices described above.

The terms *wireless sensor networks*, *cyber-physical systems* and *internet-of-things* are all commonly used to describe sensor node applications. We will use WSN since it is the longer established term, and more clearly focussed on resource-constrained devices, but note that this also covers a large portion of IoT applications.

When reprogramming these devices, the code is expected to be sent by a more powerful device in charge of configuring the network. These more powerful devices outside or on the edge of wireless sensor network are referred to in literature by various names, including server, gateway, master, controller, or host. While these names have slightly different accents or refer to different roles, this is not relevant for the work in this dissertation. We will use host to refer to the source of the code that is uploaded to the sensor node, possibly over multiple hops in the network, and assume the host to be a more powerful device with desktop-class processing capabilities.

Since our VM is an ahead-of-time compiler, the Java source code is transformed into native code in two steps. We will use *compile time* to refer to the compilation of Java code into Java byte code on the host, and *translation time* to refer to the translation of this byte code into native code on the device.

Chapter 2

Background

This chapter will introduce some necessary background knowledge on the target hardware platform, Java and the Java Virtual Machine, and JIT and AOT compilation.

2.1 Wireless Sensor Networks and the Internet of Things

Both Wireless Sensor Networks and Internet of Things are relatively new research areas. Both consider networks of connected devices that have to cooperate to achieve some goal. There is a large overlap between the two, but there are also key differences.

Wireless sensor networks is commonly understood to refer to networks of very resource-constrained devices. They are usually homogeneous, dedicated to a specific application, and in many cases battery powered. On the other hand, Internet of Things applications may contain the same class of resource-constrained devices but mix in more powerful ones as well. They may have a combination of battery- and mains powered devices. And the devices used may be a combination of devices dedicated to a particular task and smart devices that happen to be in the user's environment. One of the main challenges of IoT research is to develop ways to use the capabilities that are present in the smart devices around us to build new and useful applications.

It is this combination of heterogenous devices, and the need to reprogramme them to run new tasks that were not part of the original programming, that makes the platform independence and safe execution environment a VM may offer an attractive option. While there is a wide range of IoT devices, they can be roughly divided in two categories. We will describe the capabilities and limitations of each of them below.

2.1.1 High-end IoT devices

Another decade of miniaturisation since the start of WSN research has allowed us to scale down devices capable of running a normal OS stack, to the size of a few centimetres. Some of the most popular examples include the Raspberry Pi, with the Raspberry Pi Zero being only 65x30mm, and the Intel Edison at 35.5x25mm.

These devices have capabilities similar to that of desktop PCs only a few generations ago. They can run a normal operating system like Linux and all the standard protocols and tools that come with it. Compared to the traditional resource-constrained sensor nodes, the can perform much more complex tasks, but the smallest devices in this class are still significantly larger than the smallest sensor nodes, more expensive, and most importantly, consume significantly more power.

Since devices in this class are capable of running normal, well established VMs, we do not consider them in this dissertation, but instead focus on the second class of devices: sensor nodes.

2.1.2 Resource-constrained sensor nodes

The second class of devices, wireless sensor nodes, are distinctly less powerful. They are designed to be deployed at low cost and potentially in large numbers, and are capable of running for weeks or months on a single battery charge. As a typical example, the MICAz node [19] uses only 30mA when active and 16uA in sleep mode. More recently, the Arduino family of devices, based on similar hardware, has led to a very active community of both research and hobby projects.

While an enormous number of different hardware platforms have been developed, the components they use come from a limited set. Two of the most popular families of CPUs used in these platforms are the Atmel AVR and Texas Instruments MSP430. Both families of CPUs come in a large number of variations with different amounts of memory, IO ports,

Table 2.1: Main characteristics of the ATmega128 and MSP430F1611 CPUs

| | ATmega128 [61, 60] | MSP430F1611 [82, 81] |
|---------------------------------------|--------------------|----------------------|
| Number of registers | 32 | 12 |
| Register size | 8-bit | 16-bit |
| RAM | 4KB | 10KB |
| Flash | 128KB | 48KB |
| Frequency | up to 16MHz | up to 8MHz |
| Simple instruction cost | 1 cycle | 1 cycle |
| Memory access cost | 2 cycles | 2 to 6 cycles |
| Branch cost (taken/non-taken) | 2 / 1 cycles | 2 cycles |
| Active power consumption ^a | 7.5mA | 4.3mA |
| Deep sleep power consumption | 0.3uA | 0.2uA |
| Can execute code from | Flash | Flash and RAM |

^a at 8MHz and 2.7V

and physical packages, but the underlying architecture is similar for all. Table 2.1 lists the main characteristics for two popular member for both families, the ATmega128 and the MSP430F1611. Below we will describe the most important properties for this class of devices that are relevant to the work in this dissertation.

Memory Memory is split into persistent flash memory for code, and volatile RAM for data. The MSP430 CPUs have a von Neumann architecture and can execute code from both, while the AVR's Harvard architecture can only execute code from flash memory. Flash memory is typically in the range of 16KB to 256KB, while RAM, which consumes energy even in sleep mode, is restricted to up to 10KB. There are no caches, and since both memories are on chip, access times are constant and take only a few cycles.

Simple architecture These CPUs achieve their extremely low cost and power consumption by restricting themselves to very simple design. Each instruction costs a fixed number of cycles, varying only for taken or non-taken branches. Since most instructions only take one or two cycles, there is no pipelining or need for branch prediction. There is also no memory management unit or protection rings, and no floating point support.

Operating system The severe resource restrictions on these devices mean that a normal layered architecture with an OS, networking stack, and applications running on top of that is not possible. The closest thing to a widely accepted OS for sensor nodes is TinyOS

[50] which provides several basic services for IO, communication and task management. Contrary to a normal OS, TinyOS doesn't 'load' an application, but is in fact more like a library that is statically linked with the application's code to form a single binary which is then programmed into the node's flash memory. Thus, sensor node applications are often a single binary, running directly on the CPU.

Several systems exist that allow over the air reprogramming of applications [70]. In some cases these allow the entire application code to be replaced, including the reprogramming protocol itself [71]. In other cases the reprogramming system may be permanent and include other basic services, which is more close to an operating system. Even in these cases the restricted amount of flash memory means that such a system cannot afford to waste large amounts of memory on library functions that may never be used by the application, so the services provided by such an 'operating system' are quite restricted, leaving much of the low level work to the application.

A number of sensor node virtual machines have also been developed that allow the application to be updated remotely. These obviously provide a higher level of abstraction from the underlying hardware. However it is important to note here that these virtual machines are not an extra layer, between a lightweight OS and the application, but usually *replace* the OS entirely, so the VM runs directly on the CPU. This kind of cross layer optimisation, or complete merging of layers is typical of many sensor networks.

2.2 The Java virtual machine

Next, we will briefly introduce the Java virtual machine, and describe some of the details relevant to this work.

The first public release of Java was in 1995. It consists of two separate but related parts: the Java programming language, and the Java virtual machine (JVM): an abstract machine specification, running programmes written in JVM bytecode. Since the release of Java, several other languages have been developed that compile to JVM bytecode and can run on the same virtual machine.

It was quickly adopted by web browsers to run interactive applets. Two key properties

of Java contributed to this success:

- Implementations of the JVM could be built for any hardware platform, so the same applet could be run in any browser, regardless of the hardware it was running on.
- It allowed users to safely run applets from untrusted sources since the virtual machine ran applets in a 'sandboxed' environment with access to only those system resources explicitly allowed by the user.

For stand alone desktop applications Java also became popular because was an easy to learn, object oriented, garbage-collected language that allowed for a higher level of programming than C or C++, all of which boosted developer productivity.

2.2.1 JVM bytecode

Compared to other widespread desktop VMs such as Lua, Python and .Net, Java's bytecode is very simple. Java is a *stack-based* virtual machine, as opposed to a *register-based* virtual machine: almost all operations take their operands from an operand stack, and push their results back onto it. For example, Listing 1 shows how the statement a=b+c; may be translated into JVM bytecode. First, a and b are loaded onto the stack, the IADD instruction then pops these operands from the operand stack and pushes the sum back onto it, and finally ISTORE stores the result back into a local variable.

Listing 1: JVM bytecode for a=b+c;

By far the largest number of instructions, 99 out of 206, are for loading or storing data to and from the operand stack. These come in different flavours for different datatypes: ILOAD loads an int, while BLOAD loads a byte onto the stack. There 53 are simple arithmetic or bitwise operations, such as IADD in the example, also in different variations for

different datatypes. There 39 for branches and method invocations, and 15 for various other tasks such as creating new objects and throwing exceptions.

Each JVM bytecode is encoded as a single byte. Some are followed by some operands, for example the method to call, or the type of object to create, but most are not. This very simple instruction set makes it a suitable basis for a sensor node VM, where we don't have the resources to process anything much more complicated.

2.2.2 Memory

The JVM stores information in three different places:

- The heap: objects and arrays are stored here, and automatically garbage-collected when no longer used.
- The stack frame: each method's stack frame contains a section for that method's operand stack, and for its local variables.
- Global variables: static variables that are allocated globally when a class is loaded (we ignore ThreadLocal variables since they are not supported in our VM).

The JVM is a 32-bit machine. All the places where data may be stored, objects on the heap, operand stacks and local variable slots, and a class' static variables, are essentially a block of 32-bit wide slots. 64-bit long and double types occupy two slots on the operand stack of local variable space, while the shorter byte, and short types are signestended and stored as a 32-bit value.

Figure 2.1 shows a graphical representation of this. An important difference with languages such as C, Pascal or C# is that in JVM the only value types are the various integer types, and *reference*. There are no compound types like a C struct or Pascal record. Object live in heap, and only there, and the operand stack, and local, static or instance variables only contain references to objects.




Figure 2.1: Highlevel overview of JVM memory design

2.2.3 Sandbox

A sandbox is a security mechanism for isolating a process from the environment in which it runs. They can be used to run code from untrusted sources, without risk of harm to the host machine or other applications running on it.

In the JVM's case, programmes are written to run on the abstract JVM machine model. Besides providing platform independence, this also means JVM programmes have no knowledge of the hardware platform they will be running on. All communication with the outside world happens through the Java standard library classes implemented by the JVM in native code, which gives the virtual machine firm control over the resources an application may access.

In addition, the JVM will verify the bytecode at load time to make sure it is well formed and adheres to the JVM standard [52]. It performs many checks, for example that branches are within the bounds of the code array for the method, and branch to the beginning of an instruction, that execution cannot fall off the end of the code, that no instruction can access or modify a local variable at an index greater than or equal to the number of local variables that its method indicates it allocates, that, the exact stack depth and type of values on a

method's operand stack is known at any point and doesn't over- or underflow, etc.

2.2.4 WAT, AOT, and JIT compilation

While the popularity of Java rose quickly after its introduction, it also very quickly got a reputation to be slow. As Tyma put it in 1998 "The plain truth is: Java is slow. Java isn't just slow, it's *really* slow, *surprisingly* slow. It is 'you get to watch the buttons being drawn on your toolbar' slow." [86].

The main reason is all early implementations of the JVM were interpreters. An interpreter executes a programme by retrieving instructions from memory one at a time, and then executing them. An outline of what a typical interpreter's main loop looks like is shown in Listing 2. For each instruction, the VM needs to (i) retrieve the bytecode at the current programme counter, (ii) increment the programme counter, (iii) jump to the correct case label, (iv) execute the instruction, and (v) loop for the next iteration.

Listing 2: Outline of a typical interpreter loop

Since most instructions are very simple, for example simply adding two operands, the relative overhead from these steps is very high. Interpreters spend most of their time on the interpreter loop, and only a fraction of the time on actually executing the JVM instructions.

Thus, a common approach to improve JVM performance is to translate the bytecode to the native machine code of the target platform before executing it. Three main approaches exists, which differ in at what point the bytecode is translated to native code.

Compile time Borrowing the term from Proebsting et al., Way-Ahead-of-Time (WAT) compilers translate to native code during or directly after compiling the Java sources [69]. Some systems first translate to C [21], which is then compiled using normal optimising C compilers.

Regardless of which approach is chosen, the result is a native binary for the target platform, rather than JVM bytecode. The advantage of this approach is that ample time and resources are available during at compilation time so highly optimised code can be produced. However, the downside is that the resulting code is no longer platform independent or guaranteed to be properly sandboxed.

Load time A second group of compilers translate bytecode to native code at load time. In these cases the entire application is translated to native code, before it is run. Therefore, they are usually called Ahead-of-Time (AOT) compilers. An example of this approach is early versions of Android's ART runtime, which translates an app the moment it is downloaded onto a device (although it since has mixed in JIT techniques as well, discussed below).

The advantage is that it combines the advantage of WAT, being able to spend considerable resources on optimisation, with platform independence and a guaranteed sandbox, since the translation is now fully under control of the device running the application, rather than the device compiling it. A downside is that the initial translation adds to the time it takes to load or install an application.

Run time Finally, the last group of compilers, called Just-In-Time (JIT) compilers, incrementally translate the bytecode to native code while the application is running. While an obvious downside is that this may initially slow down the application while it is translating bytecode at run time, a JIT compiler can take advantage of the observed run-time characteristics to make better optimisation decisions or do more aggressive optimisations that may have to be rolled back if some preconditions no longer hold. For example inlining a virtual method as long as only a single implementation is loaded [42].

Chapter 3

State of the art

This chapter presents the state of the art in Internet of Things and sensor networks relevant to the work in this dissertation. It starts with existing work on programming WSN and IoT networks, and the virtual machines developed for them. Next, it discusses proposed ways to improve sensor node VM performance, and ways to guarantee safety on sensor devices.

3.1 Programming WSN and IoT devices

This challenge of programming IoT devices can be split into two questions:

- How can we build applications at a higher level, coordinating the behaviour of many devices without having to specify the behaviour from each device's individual perspective?
- How can we best reprogramme individual nodes safey and efficiently to support these applications?

This dissertation is concerned with the second question, and argues that a virtual machine can be an attractive option in many scenarios. But we will first discuss the higher level question of how to programme WSN/IoT applications and use one of these systems as a motivating example.

Initially, many WSN applications were built directly on top of the hardware or on some minimum operating system, such as TinyOS [50]. This results in applications being

programmed from the individual node's perspective, rather than allowing the application to express globally what it wants from the sensor network, which makes it hard to reason about the global behaviour, especially as the number of devices and tasks increases.

Therefore, systems have been developed that make it easier for the developer to control the potentially larger number of heterogeneous nodes. Some of these are centralised, were the initiative of the application is with some central host, and devices are loaded with a runtime that allows the host to control them. Other systems are more distributed, where the application is split into components that are deployed onto nodes and from there operate more autonomously, only to receive further guidance from the host where necessary.

In the first category fall systems like sMap [20], which provides an attractive and flexible RESTful interface through which we can discover what sensors are available at a certain node and get or set several configuration properties. Although the authors succeeded in dramatically reducing the footprint, it is still relatively resource intensive. It is also limited in the number of properties it exposes, but the idea could easily be expanded. TinyDB [57] makes an entire network of sensor nodes available through a SQL-like query language.

ADAE [14], developed at the IT University of Copenhagen, configures the network according to a policy describing the desired data quality, including fallback options which the system may use in case the ideal situation cannot be achieved. ADAE then dynamically reconfigures the network in response to changing conditions such as node failures, unexpected power drops, or interesting events detected by the network. However, the language used to describe the policy and constraints is hard to use and it's likely a skilled engineer is still needed to translate the user's requirements into the constraint optimisation problem ADAE uses as input.

While in the previous two systems, applications run on a centralised host and simply control the nodes in the network, in Agilla [26] programmes are more distributed and consists of software agents that can move around autonomously in the network. While this allows some behaviours to be expressed in a natural way, the paradigm is very different from conventional languages, and the assembly-like instruction set which is based on the




Figure 3.1: Example WuKong flow based programme

Maté VM [48] discussed below makes it hard to use.

Cornell's MagnetOS [53], proposes a novel programming model which allows the user to write the application as a single Java application, not explicitly related to individual nodes. The system then automatically partitions the applications into pieces (by default along object boundaries), and places these pieces on nodes in the network in such a way as to minimise energy consumption. However, it requires nodes significantly more powerful than what we expect to find in a typical WSN.

LooCI [40] is a component infrastructure middleware for WSNs with standard support for run-time reconfiguration. The LooCI component model supports dynamic binding and interoperability between different hardware platforms, in their case a typical sensor node and the slightly more powerful Sun SPOT, and different languages, with implementations in C and Java. LooCI defines a list of requirements for WSN middleware, which includes supporting run-time reconfiguration to respond to changing environmental conditions, supporting heterogeneous sets of hardware, and good performance and minimal memory consumption. While LooCI currently uses C to programme the smallest devices and Java for the more powerful Sun SPOT, a fast sensor node virtual machine would be a useful addition to allow more flexible and platform independent reprogramming of the smallest devices as well.

3.1.1 WuKong

A final example that we will look at a bit more detail at is WuKong [72, 51].

Applications in WuKong are written in the form of a flow based programme, an example of which is shown in Figure 3.1. Components are called WuObjects, and are instances of WuClasses. Each WuClass has a number of input and output properties. For example, the Temperature Sensor WuClass has a single 'output' property, while the Heater has a single 'on/off' property.

When deploying an application, the host, called 'master' in WuKong, will first discover the available resources in the network and then try to find a node to deploy each component on.

For a node's hardware components, the node creates WuObjects to represent them at startup, so the master can discover the sensors and actuators available in the network. When deploying the application, the master may use a hardware WuObject by connecting its properties.

Software components, like the Threshold or And_Gate in the example, can be written in either C or Java. A node may have native C implementations built in for a number of commonly used classes from the WuKong standard library, which it will advertise during the discovery phase. If the master cannot find a native implementation of a required class, it may use a Java version instead, which is slower, but more flexible since it can be deployed as part of the application. To support this, the WuKong middleware contains a version of the Darjeeling JVM [13].

An WuClass is defined by and two C functions or Java methods:

- Its list of properties
- A setup() function, called once when an object is created
- A update() function, called (i) periodically, for example to sample a sensor, or
 (ii) when one of the input properties changes value, to compute a new output value or drive an actuator

The WuKong middleware takes care of propagating property changes along the links drawn in the FBP. For example, if in Figure 3.1 the output of the Or_Gate changes, the new output value is automatically propagated to the Heater's on/off property, and the Heater's

update () function is called. An application in WuKong is defined by a number of compact tables, describing the components and links between them, and optionally a number of Java WuClasses.

In WuKong's vision, the master dynamically manages the network. A node may be used in multiple applications, and it's tasks may change dynamically while the application is running if the master decides to reconfigure the network, for example in response to failure [78] or because network conditions change.

3.2 Sensor node virtual machines

Many VMs have been proposed that are small enough to fit on a resource-constrained sensor node. They can be divided into two categories: generic VMs and application-specific VMs, or ASVMs [49] that provide specialised instructions for a specific problem domain. As an example, designed specifically for WSN, Maté [48] was one of the first to prove VMs can be made to run on sensor nodes. It provides single instructions for tasks that are common on a sensor node, so programmes can be very short.

SwissQM [63] is a more traditional and more powerful VM, based on a subset of the Java VM, but extended with sensor network specific instructions to access sensors and do data aggregation. In both systems however, the application has to be programmed in very low level, assembly-like language, limiting their target audience.

VM* [43] sits halfway between the generic and ASVM approach. It is a Java VM that can be extended with new features according to application requirements. Unfortunately, it is closed source.

Several generic VMs for high level languages like Python or Java have also been developed, which fit on severely resource-constrained nodes. Almost all rewrite the original bytecode to their own format and employ various techniques to reduce code size. Some functionality is sacrificed in order to fit on the sensor nodes, for instance reflection or floating point support are typically not supported.

The Python-on-a-chip project [2] developed a Python bytecode interpreter small enough to fit on sensor nodes. Requiring 55K of programme memory and a recommended 8K of

RAM, it fits on many, but not all of the current sensor boards. MicroPython [29] requires slightly more hardware at 256KB programme and 16KB RAM, but has it's own hardware platform and runs Python 3.

The smallest official Java standard is the Connected Device Limited Configuration [65], but since it targets devices with at least a 16 or 32-bit CPU and 160-512KB of flash memory available, it is still too large for most sensor nodes. The available Java VMs for sensor nodes all offer some subset of the standard Java functionality, occupying different points in the tradeoff between the features they provide, and the resources they require.

Darjeeling [13] from Delft University of Technology is able to run modified Java byte-code on sensor nodes, with only minor restrictions. It has no support for floating point, 64-bit datatypes, reflection or synchronised method calls, although the later is not really a restriction since synchronised blocks are supported. Similarly TakaTuka [8] is a slightly more complete and more complex JVM, also running on both AVR and MSP based sensor nodes and offering it's own debugger. Another unique property is it's ability to reduce garbage collection cost by static code analysis. Whenever the compiler can determine an object can be safely discarded at a certain point, it annotates the bytecode to tell the VM to do so, thus freeing up memory earlier and reducing the number of times the garbage collector has to run. Sun's Squawk VM [75] is significantly larger than Darjeeling and TakaTuka, but offers full CLDC compliance.

The opposite approach is taken by NanoVM [36], which takes a minimal approach, trading support for a large number of java opcodes for simplicity and code size. The whole VM fits in the 8K flash of an ATmega8 CPU, leaving 512bytes of EEPROM and 75% of the CPU's 1K RAM to the application.

Finally, SensorScheme [25] implements a fully functioning LISP interpreter in under 41KB.

3.2.1 Darjeeling

Since our VM is based on Darjeeling, we will examine it in more detail in this section.




Figure 3.2: Darjeeling infusion process, source: [13]




Figure 3.3: Unused memory for 32 and 16-bit stack width

Split VM architecture Like most other sensor node JVMs, it uses a *split VM architecture* [77]. The actual virtual machine running on the node does not use standard JVM class files, but these class files first have to be transformed by an offline tool into a format more suitable for a sensor node. In Darjeeling's case this tool is called the *infuser*, which takes several Java classes and statically links them into a single *infusion*.

The infuser changes the bytecode in several ways, replacing named references by a numbering scheme, so that the constant strings with class and method names can be removed from the constant pool, and flattening the Java classes into a list of statically entities. Infusions are typically libraries, such as the <code>java.lang</code> base library, networking protocols, or the application. An infusion can reference code in another infusion using header files, created during the infusion process that allow it to find the numbered identifiers of classes and methods in the referenced infusion. This is shown in Figure 3.2.

16-bit architecture Besides statically linking classes, the infuser also makes several changes to the bytecode format. Since references on sensor nodes are usually 16-bit, and the use of 8-bit and 16-bit integer variable are commonly used in sensor node code to save memory, storing all data in 32-bit slots as the JVM does would lead to significant overhead, as shown in Figure 3.3. Therefore, Darjeeling stack and variable slots are 16-bit wide, using two slots for 32-bit ints, similar to how the normal JVM uses two 32-bit



Figure 3.4: Darjeeling split operand stack, source: [13]

slots for 64-bit longs. This means Darjeeling's bytecode also introduces 16-bit versions of many opcodes, for example SADD adds two 16-bit shorts, while IADD adds two 32-bit ints. The infuser analyses the type of expressions, and replaces the 32-bit instructions found in normal JVM bytecode with the 16-bit variants where possible.

Double-ended stack A second important modification is that Darjeeling splits the operand stack into separate reference and integer stacks, as shown in Figure 3.4. Each stack frame still allocates the same amount of space for it's operand stack, but Darjeeling places references on one side, and integers on the other. At the expense of having to keep track of two operand stack pointer, this reduces the complexity of the garbage collector significantly. When the garbage collector runs, it needs to find the *root set* of all live objects, which includes objects with references on the stack but not stored elsewhere. Since the type of the values on the operand stack changes continuously, it would be hard to determine which values are references and which are integers in a single stack, but using Darjeeling's split stack design, it can simply place all values on the reference stack in the root set. For the same reason, Darjeeling also groups the slots allocated for local, static and instance variables into an integer and reference group.

The necessary modifications to the byte code are taken care of by the infuser. Generic stack instructions such as pop are replaced by distinct versions for the integer and reference stack: ipop and apop.

Limitations Darjeeling implements a significant subset of Java, but like all sensor node JVMs needs to make some sacrifices to scale down to sensor node size. Specifically, it does not support the 64-bit long datatype or floating point variables. It does not support reflection, since the infusion process drops the necessary type information from its class files to significantly reduce their size. And it does not support the synchronized

modifier on static methods.

3.3 Performance

While many different VMs have been published, only a few papers describing sensor node VMs contain detailed performance measurements, shown earlier in Table 1.1. Darjeeling [13] reports between 30x and 113x slowdown for 3 benchmarks in 16-bit and 32-bit variations, compared to the native C equivalent. Ellul [22] reports measurements on the TakaTuka VM [8] where the VM is 230x slower than native code, and consumes 150x as much energy. TinyVM [38] is between 14x and 72x slower than C, for a set of 9 benchmarks. DVM [9] has different versions of the same benchmark, where the fully interpreted version is 108x slower than the fully native version. Finally, SensorScheme [25] is up to 105x slower. Since performance depends on many factors, it is hard to compare these numbers directly. But the general picture is clear: current interpreters are one to two orders of magnitude slower than native code.

Translating bytecode to native code to improve performance has been a common practice for many years. A wide body of work exists exploring various approaches, either offline, ahead-of-time or just-in-time. One common offline method is to first translate the Java code to C as an intermediate language, and take advantage of the high quality C compilers available [21, 62]. Courbot et al. describe a different approach, where code size is reduced by partly running the application before it is loaded onto the node, allowing them to eliminate code that is only needed during initialisation [18]. Although the initialised objects are translated to C structures that are compiled and linked into a single image, the bytecode is still interpreted. While in general we can produce higher quality code when compiling offline, doing so sacrifices key advantages of using a VM.

Hsieh et al. describe an early ahead-of-time compiling desktop Java VM [39], focussing on translating the JVM's stack-based architecture to a register based one. In the Japaleño VM, Alpern et al. take an approach that holds somewhere between AOT and JIT compilation [1]. The VM compiles all code to native code before execution, but can choose from two different compilers to do so. A fast baseline compiler simply mimics the

Java stack, but either before or during run time, a slower optimising compiler may be used to speed up critical methods.

Since JIT compilers work at run time, much effort has gone into making the compilation process as light weight as possible, for example [44]. More recently these efforts have included JIT compilers targeted specifically at embedded devices. Swift [98] is a light-weight JVM that improves performance by translating a register-based bytecode to native code. But while the Android devices targeted by Swift may be considered embedded devices, they are still quite powerful and the transformations Swift does are too complex for the ATmega class of devices. HotPathVM [27] has lower requirements, but at 150KB for both code and data, this is still an order of magnitude above our target devices.

Given our extreme size constraints - ideally we only want to use in the order of 100 bytes of RAM to allow our approach to be useful on a broad range of devices, and leave ample space for other tasks on the device - almost all AOT and JIT techniques found in literature require too much resources. Indeed, some authors suggest sensor nodes are too restricted to make AOT or JIT compilation feasible [7, 96].

3.3.1 AOT compilation for sensor nodes

On the desktop, VM performance has been studied extensively, but for sensor node VMs this aspect has been mostly ignored. To the best of our knowledge AOT compilation on a sensor node has only been tried by Ellul and Martinez [23, 22], and our work builds on their approach.

Their approach is both simple and effective. To translate JVM bytecode each JVM bytecode instruction is simply replaced by a fixed sequence of native instructions that implement it. This can be done in a single pass, as the bytecode is being received by the node, writing native code to flash memory instead of the JVM bytecode. Like Darjeeling, they use a split stack architecture, with the CPU's native stack doubling as integer operand stack for each access, while reference operands are still stored in the stack frame.

Table 3.1 shows how a simple statement is translated to native code. The blocks each JVM bytecode instruction translates to are fixed. This simple translation to native code

Table 3.1: Example of Ellul's AOT translation of c=a+b;

| Bytecode | Stack before | Stack after | Native pseudo assembly code |
|----------|------------------|------------------|-----------------------------|
| ILOAD_0 | | | LOAD r1, a |
| | | , value1 | PUSH r1 |
| ILOAD_1 | , value1 | , value1 | LOAD r1, b |
| | , value1 | , value1, value2 | PUSH r1 |
| IADD | , value1, value2 | , value1 | POP r1 |
| | , value1 | | POP r2 |
| | | | ADD r1, r2 |
| | | , result | PUSH r1 |
| ISTORE_2 | , result | | POP r1 |
| | | | STORE c, r1 |

Table 3.2: Ellul's peephole optimisations

| Before Instructions | Cycles | Length | After Instructions | Cycles | Length |
|--------------------------------|--------|--------|-----------------------|--------|--------|
| PUSH R13 POP R13 | 6 | 2 | | 0 | 0 |
| PUSH R13 POP R14 | 6 | 2 | MOV R13, R14 | 1 | 1 |
| MOV #0, R15 | 2 | 2 | CLR R15 | 2 | 1 |
| MOV R6,R5 MOV R5,0x0000(R4) | 5 | 3 | MOV R6,0x0000(R4) | 4 | 2 |

MSP430 assembly, source: [22]

removes the interpreter loop, which is by far the biggest source of overhead in interpreting VMs, but it is clear from the native pseudo code in Table 3.1 that this approach results in many unnecessary push and pop instructions. Since the JVM is a stack-based VM, each instruction first obtains its operands from the stack and pushes any result back onto it. As a result, over half the instructions are push or pop instructions.

Peephole optimisation

To reduce this overhead, Ellul proposes a simple peephole optimiser [22] which does 4 optimisation, for each which an examples is shown in Table 3.2. The most important are removing a push immediately followed by a pop to the same register, since this has no net effect. If the source and destination registers differ, the two instructions are replaced by a move. Note that the assembly code shown here is for the MSP430 CPU.

Resulting performance

Ellul's approach improves performance considerably compared to the interpreters, but using the standard *CoreMark* benchmark [83], it still generates code that is still up to 9x slower than optimised native C. The average slowdown found in our benchmarks was 5.4x.

It is important to further improve this for two reasons. First, even if an application is asleep for a large percentage of the time, it may at times want to measure something at high resolution, similar to how ADAE [14] responds to what it calls 'interesting events' by taking extra measurements as long as its energy budget permits. Any slowdown in the VM will affect the maximum rate at which such samples can be taken.

Second, reduced performance means the CPU has to stay active for a longer time, resulting in increased cpu power consumption and reduced battery life. If we look back to the data in Section 1.2.1, we see in Table 1.2 that the 'Computer features' optimisation, which reduces the amount of data to be transmitted by over 98% is still a net gain, even if a 8x slowdown would mean it takes 6462uJ to compute the features. However it makes the CPU a large energy consumer which would affect battery life if the application didn't use such an expensive sensor as a gyro. Looking at the FFT, this is already a major energy consumer, and would become the largest one at only 4.1x slowdown.

Looking at the calculations for lossless compression, also in Section 1.2.1, we saw that in this particular case, the ratio of the energy saved on radio transmission vs energy spent on compression was about 1.9:1. This result depends on many factors, for instance less than ideal network conditions may cause retransmissions, increasing the cost per bit sent and making compression more worthwhile. However in this particular case the slow-down incurred even after Ellul's optimisation would make compression a net loss. Any slowdown push some situations past the break-even point, or reduces the benefits of compression in others.

Regardless of these concerns, there are scenarios that may not be able to tolerate the one to two orders of magnitude slowdown seen in interpreters, a slowdown of up to 9x for Ellul's AOT approach may be acceptable. However, there is a second reason to want to




Figure 3.5: Three approaches to provide a safe execution environment

improve on it, which is it also results in significantly larger code: on average 2.8x larger. This reduces the amount of code we can load onto a node, and given that flash memory is already restricted, this is a major sacrifice to make when adopting AOT on sensor nodes.

3.4 Safety

With some exceptions [25], most current sensor node VMs don't discuss safety, but instead focus on the functionality provided and how this can be implemented on a tiny sensor node. This is unfortunate, because the ability to provide a safety execution environment is both desirable, and easier to implement using a VM than it is using native code.

Several non-VM systems exists to provide various levels of safety for sensor nodes. They fall into two distinct categories, as shown in Figure 3.5. If we trust the host, it can verify the code and add run-time safety checks where needed, before sending it to the node. If the node could receive untrusted code from untrusted sources, for example to support mobile agents as in Agilla [26], it needs to guarantee safety independent of whatever code it may receive from the host to guard against malicious attack.

The first can guard against programming errors, but not against malicious attacks unless the node has some, potentially expensive, authentication mechanism to make sure it only accepts code from trusted sources. The latter is obviously the stronger guarantee, but it also comes at a higher price.

3.4.1 Source code approaches

In the first category are systems that guarantee safety at the source code level. Virgil [84] is a language that is inherently safe and specifically designed for sensor nodes. The application is explicitly split into an initialisation and run-time phase, where objects are only allocated during the initialisation phase. The initialisation phase happens during compilation (to C code), which means all object and their locations are know at this point, allowing Virgil to ensure safety and optimise the code at compile time.

Safe TinyOS on the other hand, works on annotated nesC TinyOS code. It uses the Deputy [16] source-to-source compiler to analyse the C source code and insert the necessary run-time checks were necessary. Because this happens on the host, before sending the code to the node, it can use the host's resources to do more complex analysis of the source code and eliminate checks where the it can determine a memory access to be safe at compile time, resulting in a much lower overhead

Both approaches eventually result in standard C, which is then compiled and sent to the node. Therefore, both approaches may protect against accidental programming errors, but not against malicious code an attacker may send to it.

3.4.2 Native code approaches

For desktop applications, Wahbe et al. described software fault isolation [89] techniques to isolate a piece of untrusted code, without the overhead of using processes and the CPU's memory protection. A typical example is a plugin that frequently needs to interact with an application. It should be isolated from the application so bugs in the plugin can't bring down the whole application, but running it as a separate process would incur high overhead due to frequent context switches. Two basic methods are described to isolate such code from the main application: we can either rewrite the native code at load time, inserting checks at all potentially unsafe writes, or we can compile the code to a more restricted

format with the appropriate checks already in place, and verify the code adheres to this standard at load time.

Since we don't have processes or CPU memory protection on a sensor node, Wahbe's approach provides an attractive alternative. Two systems exist that provide safety for sensor nodes using each of these approaches.

t-kernel does more than providing memory safety. It raises the level of system abstraction for the developer by providing three features typically missing on sensor nodes: preemptive scheduling, virtual memory, and memory protection. It does this by extensive rewriting of the binary code at load time. While *t-kernel* is heavily optimised, the price for this is that programmes still run 50-200% slower, and code size increases by 500-750%.

The other approach is taken by Harbor [45], which consists of two components. On the desktop a binary rewriter sandboxes an application by inserting run-time checks before it is sent to the node. The SOS operating system [35] is extended with a binary verifier to verify incoming binaries. The correctness only depends on the correctness of this verifier. The increase in code size is more modest than for *t-kernel* at a 30-65% increase, but performance is 160-1230% slower, where the authors note the benchmark producing the highest slowdown is more typical of sensor node code. They also note more complex analysis of the binary code could reduce the number of necessary checks, but at the cost of significantly increasing the complexity of the verifier.

Finally, Weerasinghe and Coulson [92] proposed a system for module isolation similar to Harbor in the sense that code is compiled to a restricted, safe form of native code which is verified by the node. Memory is allocated in fixed sized, aligned blocks, where a block size of 256 is suggested to simplify the verifier since the split between block address and offset falls nicely along byte boundaries. The authors aim to minimise run-time overhead and identify *t-kernel* code size overhead as a major drawback of this approach. Unfortunately their implementation was not yet finished and no further publications on their approach could be found.

Chapter 4

CapeVM

This chapter we introduce CapeVM. Our VM is based on Darjeeling [13]. CapeVM runs directly on the hardware, without any OS layer in between, and has complete control over the device. Like other sensor node VMs, Darjeeling is originally an interpreter. We replace this interpreter with an AOT compiler: instead of interpreting the bytecode, the VM translates it to native code at load time, before the application is started. While JIT compilation is possible on some devices [22], it depends on the ability to execute code from RAM, which many embedded CPUs, including the ATmega, cannot do.

4.1 Goals

Working on resource-constrained devices means we have to make some compromises. Our main goal is to build an AOT compiling VM that will produce code that both performs well, and adds as little code size overhead as possible. In addition, we want our VM to fit as many scenarios as possible, for example scenarios were multiple applications may be running on a single device. When new code is being loaded, the impact on other applications should be as small as possible.

WuKong, discussed in Section 3.1.1 is a good motivating example. Parts of WuKong applications may be written in Java. A node may be part of more than one application, and the WuKong master may dynamically decide to move an object to another node. This means new Java code may have to be loaded onto a device, while another (part of the)

application is already running.

To support scenarios like this, the translation process should be very light weight. Specifically, it should use as little memory as possible, since this is a very scarce resource and any memory used by the AOT compiler cannot be used for a different task running at the same time. This means we cannot do any analysis on the bytecode that would require us to hold 'large' data structures in memory.

Our goal is to limit memory use to around 100 bytes, which rules out most traditional AOT and JIT compiler techniques. It may be possible to do more complex optimisations to achieve even better performance through more complex optimisations, but, as we will see, a lot can be achieved with very limited resources.

The two metrics we compromise on are load time and code size. Compiling to native code takes longer than simply storing bytecode and starting the interpreter, but we feel this load-time delay will be acceptable in many cases, and will be quickly compensated for by improved run-time performance. Native code is already larger than JVM bytecode, and our AOT compiled code is on average 67% larger than its optimised C equivalent. This is the price we pay for increased performance, but the optimisations we propose do significantly reduce this code size overhead compared to previous work, thus reducing an important drawback of previous AOT compilation techniques.

We summarise our goals and constraints below:

- Improve performance to within half of native optimised code.
- Provide the option to run applications in a safe, sandboxed environment.
- Keep memory consumption to around 100 bytes to allow concurrent tasks to keep running and maintain their state as new code is loaded onto the device.
- Limit code size overhead so the approach is feasible on mid-range sensor node devices: at least 64KB of programme memory for 8-bit Atmel CPUs.




Figure 4.1: Java to native AVR compilation

4.2 Compilation process

The complete process from Java source to a native application on the node is shown in Figure 4.1. Like all sensor node JVMs, Darjeeling uses a modified JVM bytecode. Java source code is first compiled to normal Java classes. We then use ProGuard [34] to do some simple optimisations, but these are very basic steps like removing dead code, and overlapping local variable slots where possible, etc.

The optimised Java classes are then transformed into Darjeeling's own bytecode format, called an 'infusion'. For details of this transformation we refer to the Darjeeling paper [13]. Here it is sufficient to note that no knowledge of the target platform is used in this transformation, so the result is still platform independent. This infusion is then sent to the node, where out AOT compiler translates it to native AVR code at load time.

When the node receives a large programme, it should not have to keep multiple messages in memory since this will consume too much memory. Our approach allows the bytecode to be translated to native code in a single pass, on instruction at a time. Only some small, fixed-size data structures are kept in memory during the process. A second pass over the generated code then fills in addresses left blank by branch instructions, since the target addresses of forward branches are not known until the target instruction is generated.

This means we can free each message, which can be as small as a single JVM instruction, immediately after processing. Since messages do need to be processed in the correct order, the actual transmission protocol may still decide to keep more messages in memory to reduce the need for retransmissions in the case of out of order delivery. But

our translation process does not require it to do so, and a protocol that values memory usage over retransmissions cost could simply discard out of order messages and request retransmissions when necessary.

4.3 Translating bytecode to native code

Our baseline AOT compiler is an implementation of Ellul's approach, discussed in Section 3.3.1. We adapt this for the Atmel ATmega128 CPU, while Ellul's work uses the Texas Instruments MSP430.

In this unoptimised version of our translator, each bytecode instruction the VM receives is simply replaced with a fixed, equivalent sequence of native instructions. The native stack is used to mimic the JVM stack. An example of this is shown in Table 1.

The first column shows a fragment of JVM code which does a shift right of variable A, and repeats this while A is greater than B. While this may not be a very useful operation, it is the smallest example that will allow us to illustrate our code generation optimisations in the following chapter. The second column shows the code the AOT compiler will execute for each JVM instruction. Together, the first and second column match the case labels and body of a big switch statement in our compiler. The third column shows the resulting AVR native code, which is currently almost a 1-on-1 mapping, with the exception of the branch instruction and some optimisations by a simple peephole optimiser, both described below.

The example has been slightly simplified for readability. Since the AVR is an 8-bit CPU, in the real code many instructions are duplicated for loading the high and low bytes of a short. The cycle count is based on the actual number of generated instructions, and for a single iteration.

4.3.1 Branches

Forward branches pose a problem for our direct translation approach since the target address is not yet known. A second problem is that on the ATmega, a branch may take 1 to

Table 4.1: Translation of $do\{A>>>=1;\}$ while (A>B);

| • | | |
|----------------------------|---|--|
| AOT compiler | AVR | cycles |
| « record current address » | | |
| emit_LDD(R1,Y+0) | LDD R1,Y+0 | 4 |
| emit_PUSH(R1) | PUSH R1 | 4 |
| emit_LDI(R1,1) | LDI R1,1 | 2 |
| emit_PUSH(R1) | MOV R2,R1 | 1 |
| emit_POP(R2) | | |
| emit_POP(R1) | POP R1 | 4 |
| emit_RJMP(+2) | RJMP + 2 | 2 |
| emit_LSR(R1) | LSR R1 | 2 |
| emit_DEC(R2) | DEC R2 | 2 |
| emit_BRPL(-2) | BRPL -2 | 3 |
| emit_PUSH(R1) | | |
| emit_POP(R1) | | |
| emit_STD(Y+0,R1) | STD Y+0,R1 | 4 |
| emit_LDD(R1,Y+0) | LDD R1,Y+0 | 4 |
| emit_PUSH(R1) | PUSH R1 | 4 |
| emit_LDD(R1,Y+2) | LDD R1,Y+2 | 4 |
| emit_PUSH(R1) | | |
| emit_POP(R1) | | |
| emit_POP(R2) | POP R2 | 4 |
| emit_CP(R1,R2) | CP R1,R2 | 2 |
| emit_branchtag(GT,0) | BRGT 0: | 2 (taken), |
| | | or 1 (not taken) |
| | « record current address » emit_LDD(R1,Y+0) emit_PUSH(R1) emit_DI(R1,1) emit_PUSH(R1) emit_POP(R2) emit_POP(R1) emit_BMP(+2) emit_LSR(R1) emit_DEC(R2) emit_BRPL(-2) emit_BRPL(-2) emit_PUSH(R1) emit_POP(R1) emit_TDD(R1,Y+0) emit_LDD(R1,Y+0) emit_PUSH(R1) emit_PUSH(R1) emit_PUSH(R1) emit_PUSH(R1) emit_PUSH(R1) emit_PUSH(R1) emit_PUSH(R1) emit_PUSH(R1) emit_PUSH(R1) emit_POP(R1) emit_POP(R1) emit_POP(R2) emit_CP(R1,R2) | ### ### ############################## |

3 words, depending on the distance to the target, so it is also not known how much space should be reserved for a branch.

To solve this the infuser modifies the bytecode by inserting a new instruction, BRTARGET, in front of any instruction that is the target of a branch. The branch instructions themselves are modified to target the id of a BRTARGET, which are implicitly numbered, instead of a bytecode offset. When the VM encounters a BRTARGET during translation, no code is emitted, but it records the address where the next instruction will be emitted in a separate part of flash. Branch instruction initially emit a temporary 3-word 'branch tag', containing the branch target id and the branch condition. After code generation is finished and all target addresses are known, the VM scans the generated code a second time, and replaces each branch tag with the real branch instruction.

There is still the matter of the different sizes a branch may take. The VM could simply add NOP instructions to smaller branches to keep the size of each branch at 3 words, but this causes both a code size penalty and a performance penalty on small, non-taken branches. Instead, the VM does another scan of the code, before replacing the branch tags, to update the branch target addresses by compensating for cases where a smaller branch will be used. This second scan adds about 500 bytes to the VM, but improves performance, especially




Figure 4.2: Object and stack frame layout

on benchmarks where branches are common.

This is an example of something we often see: an optimisation may take a few hundred bytes to implement, but its usefulness may depend on the characteristics of the code being run. In this work we usually decided to implement these optimisations, since in many cases, including this one, they also result in smaller generated code.

4.3.2 Darjeeling split-stack architecture

When Darjeeling's garbage collection runs, it needs to mark the *root set*: the set of all live, directly reachable objects. This is then iteratively expanded to also cover all indirectly reachable objects. For example in Figure 2.1, only the two objects on the left are in the root set, two others are also reachable but not in the root set, while the fifth is not reachable and will be garbage collected.

To mark the root set, the garbage collector needs to determine which local variables, static variables, object fields, and values on the operand stack are references. To do this efficiently, Darjeeling separates references and integers throughout the VM: the operand stack, instance variables on the heap, class static variables, and local variables in a method's stack frame are all split in a block for integers and one for references, as shown in Figure 4.2.

In our AOT compiler we use the native stack for the JVM integer operand stack, so the integer operand stack is not in a method's stack frame, but space for the reference stack

Table 4.2: CapeVM's peephole optimisations

| Before Instructions | Cycles | Length (bytes) | After Instructions | Cycles | Length (bytes) |
|------------------------------|--------|----------------|-----------------------|--------|----------------|
| PUSH Rx POP Rx | 4 | 4 | | 0 | 0 |
| PUSH Rx POP Ry | 4 | 4 | MOV Ry, Rx | 1 | 2 |
| ST X+, Rx LD -X, Rx | 4 | 4 | | 0 | 0 |
| ST X+, Rx LD -X, Ry | 4 | 4 | MOV Ry, Rx | 1 | 2 |
| MOV Ry, Rx MOV Ry+1, Rx+1 | 2 | 4 | MOVW Ry, Rx | 1 | 2 |

The X register is used as the reference stack pointer.

still is. This uses less memory than having the integer stack in the stack frame, since we need to reserve space for the maximum stack depth in the frame, which is often much lower for the reference stack than for the integer stack.

We use the AVR's X register as an extra stack pointer for the reference stack.

4.3.3 Peephole optimisation

Since our baseline should be as close as possible to Ellul's MSP430 implementation, we implement the same peephole optimisations. However, differences between the ATmega and MSP430 instruction sets means they are not completely identical. The complete set of peephole optimisations is shown in Table 4.2.

A push directly followed by a pop are either eliminated or replaced by a mov. A push or pop may be either a real push or pop instruction for the integer stack, or implemented using a st X+ or ld -X instruction for the reference stack. Both cases are optimised in the same way. We also optimise blocks of pushes followed by pops, which are very common on the 8-bit ATmega.

When the push and pop instructions target different registers, this results in multiple mov instructions. Two mov instructions with consecutive registers can be further optimised using the movw instruction to copy a register pair to another register pair in a single cycle.

4.3.4 Bytecode modification

We made several modifications to the infuser and bytecode format to support our AOT compiler and improve performance. These changes will be introduced in more detail in the following sections, but for completeness we also list them here:

- The new BRTARGET opcode marks targets of branch instructions, and all branch instructions are modified to target a BRTARGET id instead of a bytecode offset.
- The new MARKLOOP opcode marks inner loops and the variables they use.
- _FIXED versions of the GETFIELD_A and PUTFIELD_A opcodes are used to
 access an object's reference fields when the offset is known at compile time (the
 offset it always known at compile time for integer fields).
- The new SIMUL opcode does 16x16-bit to 32-bit multiplication.
- Array access opcodes now use 16-bit indexes.
- New _CONST versions of all (variable) bit shift opcodes to support shift by a constant number of bits.
- The new INVOKELIGHT opcode for an optimised 'lightweight' way of calling methods.

4.4 Limitations

Since our compiler is based on Darjeeling, we share its limitations, most notably a lack of floating point support and reflection. In addition, we do not support threads or exceptions because after compilation to native code, we lose the interpreter loop as a convenient place to switch between threads or unwind the stack to jump to an exception handler. Threads and exceptions have been implemented before on a sensor node AOT compiler [22], proving it is possible to add support for both, but we feel the added complexity in an environment where code space is at a premium makes other, more lightweight models for concurrency and error handling more appropriate.

We will discuss the cost of using our VM more in more detail in Chapter 7, and alternatives to some traditional JVM features in Chapter 8.

4.5 Target platforms

We implemented CapeVM for the ATmega128 CPU [61]. The AVR family of CPUs is widely used in low power embedded systems. However, our approach does not depend on any AVR specific properties and we expect similar results for many other CPUs in this class. The main requirements are the ability to reprogramme its own programme memory, and the availability of a sufficient number of registers.

The ATmega128 has 32 8-bit registers. We expect the Cortex M0 [4], with 13 32-bit general purpose registers, or the MSP430 [82], with 12 16-bit registers, and used by Ellul and Martinez [23], to both be good matches as well. In Section 7.8 we will examine the expected impact of the number of registers and of using a 16 or 32-bit architecture.

Chapter 5

Optimisations

Having introduced our baseline AOT compiler, this chapter we will propose several optimisations to improve it's performance and reduce the size of the generated code. We will first analyse the difference sources of overhead, and discuss how to reduce each of them.

5.1 Sources of overhead

The performance of our baseline approach is still far behind that of optimised native C. To improve performance, it is important to identify the causes of this overhead. The main sources of overhead we found are:

- Lack of optimisations in the Java compiler
- AOT code generation overhead
 - Push/pop overhead
 - Load/store overhead
 - JVM instruction set limitations
- · Method call overhead

We will briefly discuss each source of overhead below, before introducing optimisations to reduce it.

5.1.1 Lack of optimisation in javac

A first source of overhead comes from the fact that the standard <code>javac</code> compiler does almost no optimisations. Since the JVM is an abstract machine, there is no clear performance model to optimise for. Run-time performance depends greatly on the target platform and the VM implementation running the bytecode, which are unknown when compiling Java source code to JVM bytecode.

The javac compiler simply compiles the code 'as is'. For example, the loop 'while (a < b*c) { a*=2; }' will evaluate 'b*c' on each iteration, while it is clear that the result will be the same every time.

In most environments this is not a problem because the bytecode is typically compiled to native code before execution, and using knowledge of the target platform and the run-time behaviour, a desktop JIT compiler can make much better decisions than <code>javac</code> could. However, since our AOT compiler simply replaces each instruction with a native equivalent, this leads to significant overhead.

We do use the ProGuard optimiser [34], but this only does very basic optimisations such as method inlining and dead code removal, and does not cover cases such as the example above.

5.1.2 AOT translation overhead

Assuming we have high quality JVM bytecode, a second source of overhead comes from the way the bytecode is translated to native code. We distinguish three main types of translation overhead, where the first two are a direct result of the JVM's stack-based architecture.

Type 1: Pushing and popping values

The compilation process initially results in a large number of push and pop instructions. In our simple example in Table 4.1, the peephole optimiser was able to eliminate some, but two push/pop pairs remain. For more complex expressions this type of overhead is even higher, since more values will be on the stack at the same time. This means more corre-

sponding push and pop instructions will not be consecutive, and the peephole optimiser cannot eliminate these cases.

Type 2: Loading and storing values

The second type is also due to the JVM's stack-based architecture. Each operation consumes its operands from the stack, but often the same value is needed again soon after. In this case, because the value is no longer on the stack, we need to do another load, which will result in another read from memory.

In Table 4.1, it is clear that the SLOAD_0 instruction at label 5 is unnecessary since the value is already in R1.

Type 3: JVM instruction set limitations

A third source of overhead due to the baseline AOT compilation process comes from optimisations that are done in native code, but are not possible in JVM bytecode, at least not in our resource-constrained environment.

The JVM instruction set is very simple, which makes it easy to implement, but this also means some things cannot be expressed as efficiently in JVM bytecode as in native code. Given enough processing power, compilers can do the complex transformations necessary to make the compiled JVM code run almost as fast as native C, but on a sensor node we do not have such resources and must simply execute the instructions as they are.

In Table 4.1 we see that there is no way to express a single bit shift directly. Instead we have to load the constant 1 onto the stack and execute the generic bit shift instruction. Compare this to addition, where the JVM bytecode does have a special INC instruction to add a constant value to a local variable.

A second example is array access. In JVM bytecode each array access will consume the array reference and index from the stack. When looping over an array, this means we that for each iteration we have to load the reference and index back onto the stack again, and redo the address calculation. In contrast, the native C version would typically just slide a pointer over the array.

5.1.3 Method call overhead

The final source of overhead comes from method calls. In the JVM, each method has a stack frame (or 'activation frame') which the language specification describes as

"containing the target reference (if any) and the argument values (if any), as well as enough space for the local variables and stack for the method to be invoked and any other bookkeeping information that may be required by the implementation (stack pointer, programme counter, reference to previous activation frame, and the like)" [31]

Darjeeling's stack frame layout was shown in Figure 4.2. Initialising this complete structure is significantly more work than a native C function call has to do, which may not need a stack frame at all if all the work can be done in registers. Below we list the steps Darjeeling goes through to invoke a Java method:

- 1. flush the stack cache so parameters are in memory and clear value tags (see sections 5.3.2 and 5.3.3)
- 2. save int and ref stack pointers (SP and X)
- 3. call the VM's callMethod function, which will:
 - (a) allocate memory for the callee's frame
 - (b) initialise the callee's frame
 - (c) pass parameters: pop them off the caller's stack and copy them into the callee's locals
 - (d) activate the callee's frame: set the VM's active frame pointer to the callee
 - (e) lookup the address of the AOT compiled code
 - (f) do the actual CALL, which will return any return value in registers R22 and higher
 - (g) reactivate the old frame: set the VM's active frame pointer back to the caller
 - (h) return to the caller's AOT compiled code the return value (if any) in R22 and higher
- 4. restore stack pointer and X register
- 5. push the return value onto the stack (using stack caching this will be free)

Table 5.1: List of optimisations per overhead source

| | Source of overhead | Optimisation |
|----------------------------|---|---|
| Section 5.2 Section 5.3 | Lack of optimisations in javac AOT translation overhead | Manual optimisation of Java source code |
| | Push/pop overhead | Improved peephole optimiser Stack caching |
| | Load/store overhead | Popped value caching Mark loops |
| | JVM instruction set limitations | SIMUL instruction GET/PUTFIELD_A_FIXED instructions constant bit shift optimisation 16-bit array indexes |
| Section 5.4 | Method call overhead | INVOKELIGHT instruction |

Even after considerable effort optimising this process, this requires roughly 550 cycles for the simplest case: a call to a static method without any parameters or return value. For a virtual method the cost is higher because we need to look up the right implementation. While we may be able to save some more cycles with an even more rigorous refactoring, it is clear that the number of steps involved will always take considerably more time than a native function call.

5.1.4 Optimisations

Having identified these sources of overhead, we will use the next three sections to describe the set of optimisations we use to address them. Table 5.1 lists each optimisation, and the source of overhead it aims to reduce. The following sections will discuss each optimisation in detail.

5.2 Manually optimising the Java source code

As shown in Section 4.2, our current implementation uses three steps to translate Java source code to Darjeeling bytecode: the standard Java compiler, the ProGuard optimiser, and Darjeeling's infuser. None of these do any complex optimisations.

In a future version, ProGuard and the infuser should be merged into an 'optimising infuser' which uses all the normal, well-known optimisation techniques to produce better quality bytecode, but at the moment we do not have the resources to build such an

optimising infuser.

Since our goal is to find out what level of performance is possible on a sensor node, we manually optimise the Java source to get better quality JVM bytecode from <code>javac</code>. While these changes are not an automatic optimisation we developed, we find it imporant to mention them explicitly and analyse their impact, since many developers may expect many of these to happen automatically, and without this step it would be impossible to reproduce our results.

We have been careful to limit ourselves to 'fair' optimisations, by which we mean optimisations that an optimising infuser could reasonably be expected to do automatically, given some basic, conservative assumptions about the performance model.

The most common optimisations we performed are:

- Store the result of expressions calculated in a loop in a temporary variable, if it is known the result will be the same for each iteration.
- Since array and object field access is relatively expensive and not cached by the mark loop optimisation discussed in Section 5.3.4, prefer to minimise array and object access by using a temporary local variable, if the value may be used again soon.
- Manually inlining small methods.
- Prefer to use 16-bit variables for array indexes where possible.
- Use bit shifts for multiplications by a power of two.

We will briefly examine the effect of some 'unfair' optimisations on the *CoreMark* benchmark in Section 7.2. These are optimisations that the infuser most likely couldn't do automatically, but a developer who's aware of the performance of the VM could easily do manually.

Temporary variables The first two optimisations generate extra store instructions, which means they may not always be beneficial if the value is never used again. But a value often only needs to be reused only once for it to be faster to store in a local variable than

to calculate it twice. If we use the mark loops optimisation discussed in Section 5.3.4, in many cases the variable may be stored in registers, making accessing them either very cheap, or free.

Manual inlining We manually inline all small methods that were either a #define in the C version of our benchmarks, or a function that was inlined by avr-gcc. ProGuard can also inline small methods, but when it does, it simply replaces the INVOKE instruction with the callee's body, prepended with STORE instructions to pop the parameters off the stack and initialise the callee's local variables. Manual inlining often results in better code, because it may not be necessary to store the parameters if they are only used once. Again, it is easy to imagine that an optimising compiler should be able to come to the same result automaticallly.

Platform independence Assuming an optimising infuser does raise the question how platform independent the resulting code is. If the infuser has more specific knowledge about the target platform, it can produce better code for that platform, but, while it should still run anywhere, this may not be as efficient on other platforms.

However, the optimisations described here are only based on very conservative assumptions, and would work well for most devices in this class.

Example An example of these manual optimisations, applied to the *bubble sort* benchmark, can be seen in Listing 3. To have a fair comparison, we applied exactly the same optimisations to the C versions of our benchmarks, but here this had little or no effect on the performance.

5.3 AOT translation overhead

Now that we have good quality bytecode to work with, we can start addressing the overhead incurred during the AOT compilation process.

```
// ORIGINAL
                                                  // MANUALLY OPTIMISED
   public static void bsort(int[] numbers)
                                                  public static void bsort(int[] numbers)
2
3
      short NUMBERS=(short)numbers.length;
                                                    short NUMBERS=(short)numbers.length;
4
      for (short i=0; i<NUMBERS; i++)</pre>
                                                    for (short i=0; i<NUMBERS; i++)</pre>
6
        for (short j=0; j<NUMBERS-i-1; j++)</pre>
                                                      short x=(short)(NUMBERS-i-1);
7
                                                      short j_plus_1 = 1;
          if (numbers[j]>numbers[j+1])
                                                      for (short j=0; j<x; j++)
9
10
11
            int temp = numbers[j];
                                                        int val_at_j = numbers[j];
            numbers[j] = numbers[j+1];
                                                        int val_at_j_plus_1 = numbers[j_plus_1];
12
            numbers[j+1] = temp;
                                                        if (val_at_j>val_at_j_plus_1)
13
14
                                                          numbers[j] = val_at_j_plus_1;
15
                                                          numbers[j_plus_1] = val_at_j;
16
     }
17
   }
                                                        j_plus_1++;
                                                    }
```

Listing 3: Optimisation of the bubble sort benchmark

5.3.1 Improving the peephole optimiser

Our first optimisation is a small but effective extension to the simple peephole optimiser. Instead of optimising only consecutive push/pop pairs, we can optimise any pair of push/pop instructions if the following holds for the instructions in between:

```
PUSH Rs

instructions in between: - contain the same number of push and pop instr.

contain no branches

do not use register Rd

POP Rd
```

In this case the pair can be eliminated if Rs == Rd, otherwise it is replaced by a 'mov Rd, Rs'. Two push/pop pairs remained in our earlier example Table 4.1. For the pair in instructions 5 and 7, the value is popped into register R2. Since instruction 6 does not use register R2, we can safely replace this pair with a direct move. In contrast, the pair in instructions 1 and 3 cannot be optimised since the value is popped into register R1, which is also used by instruction 2. The result is shown in Table 5.2

5.3.2 Simple stack caching

The improved peephole optimiser can remove part of the type 1 overhead, but still many cases remain where it cannot eliminate the push/pop instructions. We use a form of stack

Table 5.2: Improved peephole optimiser

| JVM | AOT compiler | AVR | cycles |
|--------------------|----------------------------|------------|------------------|
| 0: BRTARGET(0) | « record current address » | | |
| 1: SLOAD 0 | emit LDD(R1,Y+0) | LDD R1,Y+0 | 4 |
| _ | emit_PUSH(R1) | PUSH R1 | 4 |
| 2: SCONST_1 | emit_LDI(R1,1) | LDI R1,1 | 2 |
| | emit_PUSH(R1) | MOV R2,R1 | 1 |
| 3: SUSHR | emit_POP(R2) | | |
| | emit_POP(R1) | POP R1 | 4 |
| | emit_RJMP(+2) | RJMP + 2 | 2 |
| | emit_LSR(R1) | LSR R1 | 2 |
| | emit_DEC(R2) | DEC R2 | 2 |
| | emit_BRPL(-2) | BRPL -2 | 3 |
| | emit_PUSH(R1) | | |
| 4: SSTORE_0 | emit_POP(R1) | | |
| | emit_STD(Y+0,R1) | STD Y+0,R1 | 4 |
| 5: SLOAD_0 | $emit_LDD(R1,Y+0)$ | LDD R1,Y+0 | 4 |
| | emit_PUSH(R1) | MOV R2, R1 | 1 |
| 6: SLOAD_1 | emit_LDD(R1,Y+2) | LDD R1,Y+2 | 4 |
| | emit_PUSH(R1) | | |
| 7: IF_SCMPGT(BT:0) | emit_POP(R1) | | |
| | emit_POP(R2) | | |
| | emit_CP(R1,R2) | CP R1,R2 | 2 |
| | emit_branchtag(GT,0) | BRGT 0: | 2 (taken), |
| | | | or 1 (not taken) |

caching [24] to eliminate most of the remaining push/pop overhead. Stack caching is not a new technique, originally proposed for Forth interpreters in 1995. But the tradeoffs involved are very different depending on the scenario it is applied in, and it turns out to be exceptionally well suited for a sensor node AOT compiler:

First, the VM in the original paper is an interpreter, which means the stack cache has to be very lightweight, or the overhead from managing it at run time will outweigh the time saved by reducing memory accesses. Since we only need to keep track of the cache state at translation time, this restriction does not apply for an AOT compiler and we can afford to spend more time managing it. Second, the simplicity of the approach means it requires very little memory: only 11 bytes of RAM and less than 1KB of code more than the peephole optimiser.

The basic idea of stack caching is to keep the top elements of the stack in registers instead of main memory. We add a cache state to our VM to keep track of which registers are holding stack elements. For example, if the top two elements are kept in registers, an ADD instruction does not need to access main memory, but can simply add these registers, and update the cache state. Values are only spilled to memory when all registers available for stack caching are in use.

Table 5.3: Simple stack caching

| | | | | 1 | cache | e state | |
|--------------------|--------------------------------|------------|--------|------|-------|---------|----|
| JVM | AOT compiler | AVR | cycles | R1 | R2 | R3 | R4 |
| 0: BRTARGET(0) | « record current address » | | | | | | |
| 1: SLOAD_0 | operand_1 = sc_getfreereg() | | | * | | | |
| | emit_LDD(operand_1,Y+0) | LDD R1,Y+0 | 4 | * | | | |
| | sc_push(operand_1) | | | Int1 | | | |
| 2: SCONST_1 | operand_1 = sc_getfreereg() | | | Int1 | * | | |
| | emit_LDI(operand_1,1) | LDI R2,1 | 2 | Int1 | * | | |
| | sc_push(operand_1) | | | Int2 | Int1 | | |
| 3: SUSHR | $operand_1 = sc_pop()$ | | | Int1 | * | | |
| | $operand_2 = sc_pop()$ | | | * | * | | |
| | emit_JMP(+2) | JMP +2 | 2 | * | * | | |
| | emit_LSR(operand_2) | LSR R1 | 2 | * | * | | |
| | emit_DEC(operand_1) | DEC R2 | 1 | * | * | | |
| | emit_BRPL(-2) | BRPL -2 | 1 | * | * | | |
| | sc_push(operand_2) | | | Int1 | * | | |
| 4: SSTORE 0 | operand $1 = sc pop()$ | | | * | | | |
| _ | emit STD(Y+0,operand 1) | STD Y+0,R1 | 4 | * | | | |
| 5: SLOAD 0 | operand $1 = sc$ getfreereg() | | | * | | | |
| _ | emit_LDD(operand_1,Y+0) | LDD R1,Y+0 | 4 | * | | | |
| | sc push(operand 1) | | | Int1 | | | |
| 6: SLOAD 1 | operand_1 = sc_getfreereg() | | | Int1 | * | | |
| _ | emit LDD(operand 1,Y+2) | LDD R2,Y+2 | 4 | Int1 | * | | |
| | sc_push(operand_1) | | | Int2 | Int1 | | |
| 7: IF SCMPGT(BT:0) | operand $1 = sc pop()$ | | | Int1 | * | | |
| - ` ′ | operand $2 = sc pop()$ | | | * | * | | |
| | emit CP(operand 1, operand 2); | CP R2,R1 | 2 | * | * | | |
| | emit_branchtag(GT, 0); | BRGT 0: | 2 | * | * | | |

In the baseline AOT approach, each JVM instruction maps to a fixed sequence of native instructions that always use the same registers. Using stack caching, the registers are controlled by a stack cache manager that provides three functions:

- getfree: Instructions such as load instructions will need a free register to load the value into, which will later be pushed onto the stack. If all registers are in use, getfree spills the register that's lowest on the stack to memory by emitting a PUSH, and then returns that register. This way the top of the stack is kept in registers, while lower elements may be spilled to memory.
- pop: Pops the top element off the stack and tells the code generator in which register to find it. If stack elements have previously been spilled to main memory and no elements are left in registers, pop will emit a real POP instruction to get the value back from memory.
- push: Updates the cache state so the passed register is now at the top of the stack.

 This should be a register that was previously returned by getfree, or pop.

Using stack caching, code generation is split between the instruction translator, which

emits the instructions that do the actual work, and the cache manager which manages the registers and may emit code to spill stack elements to memory, or to retrieve them again. But as long as enough registers are available, it will only manipulate the cache state.

In Table 5.3 we translate the same example we used before, but this time using stack caching. The emit_PUSH and emit_POP instructions have been replaced by calls to the cache manager, and instructions that load something onto the stack start by asking the cache manager for a free register. The state of the stack cache is shown in the three columns added to the right. Currently it only tracks whether a register is on the stack or not. "Int1" marks the top element, followed by "Int2", etc. This example does not use the reference stack, but it is cache in the same way as the integer stack. In the next two optimisations we will extend the cache state further.

The example only shows three registers, but the ATmega128 we use has 32 8-bit registers. Since Darjeeling uses a 16-bit stack, we manage them as pairs. 10 registers are reserved, for example as a scratch register or to store a pointer to local or static variables, leaving 11 pairs available for stack caching.

Branches Branch targets may be reached from multiple locations. We know the cache state if it was reached from the previous instruction, but not if it was reached through a branch. To ensure the cache state is the same on both paths, we flush the whole stack to memory whenever we encounter either a branch or a BRTARGET instruction.

This may seem bad for performance, but fortunately in the code generated by javac the stack is empty at almost all branches. The exception is the ternary? : operator, which may cause a conditional branch with elements on the stack, but in most cases flushing at branches and branch targets does not result in any extra overhead.

5.3.3 Popped value caching

Stack caching can eliminate most of the push/pop overhead, even when the stack depth increases. We now turn our attention to reducing the overhead resulting from load and store instructions.

Table 5.4: Popped value caching

| | | | | cache state | | | |
|-----------------|--------------------------------------|------------|--------|-------------|---------|----|----|
| JVM | AOT compiler | AVR | cycles | R1 | R2 | R3 | R4 |
| 0: BRTARGET(0) | « record current address » | | | | | | |
| 1: SLOAD 0 | operand $1 = sc getfreereg()$ | | | * | | | |
| _ | emit LDD(operand 1,Y+0) | LDD R1,Y+0 | 4 | * | | | |
| | sc_push(operand_1) | | | Int1LS0 | | | |
| 2: SCONST_1 | operand_1 = sc_getfreereg() | | | Int1LS0 | * | | |
| _ | emit_LDI(operand_1,1) | LDI R2,1 | 2 | Int1LS0 | * | | |
| | sc_push(operand_1) | | | Int2LS0 | Int1CS1 | | |
| 3: SUSHR | operand_1 = sc_pop_destructive() | | | Int1LS0 | * | | |
| | operand_2 = sc_pop_destructive() | | | * | * | | |
| | emit_JMP(+2) | JMP +2 | 2 | * | * | | |
| | emit_LSR(operand_2) | LSR R1 | 2 | * | * | | |
| | emit_DEC(operand_1) | DEC R2 | 1 | * | * | | |
| | emit_BRPL(-2) | BRPL -2 | 1 | * | * | | |
| | sc_push(operand_2) | | | * | Int1 | | |
| 4: SSTORE_0 | operand_1 = sc_pop_tostore() | | | | *LS0 | | |
| | emit_STD(Y+0,operand_1) | STD Y+0,R2 | 4 | | *LS0 | | |
| 5: SLOAD_0 | « skip codegen, update cache state » | | | | Int1LS0 | | |
| 6: SLOAD_1 | operand_1 = sc_getfreereg() | | | * | Int1LS0 | | |
| | emit_LDD(operand_1,Y+2) | LDD R1,Y+2 | 4 | * | Int1LS0 | | |
| | sc_push(operand_1) | | | Int1LS1 | Int2LS0 | | |
| 7: IF_SCMPGT 0: | operand_1 = sc_pop_nondestructive() | | | *LS1 | Int1LS0 | | |
| | operand_2 = sc_pop_nondestructive() | | | *LS1 | *LS0 | | |
| | emit_CP(operand_1, operand_2); | CP R1,R2 | 2 | *LS1 | *LS0 | | |
| | emit_branchtag(GT, 0); | BRGT 0: | 2 | *LS1 | *LS0 | | |

We add a 'value tag' to each register's cache state to keep track of what value is currently held in the register, even after it is popped from the stack. Some JVM instructions have a value tag associated with them to indicate which value or variable they load, store, or modify. Each tag consist of a tuple (type, datatype, number). For example, the JVM instructions ILOAD_0 and ISTORE_0, which load and store the local integer variable with id 0, both have tag LI0, short for (local, int, 0). SCONST_1 has tag CS1, or (constant, short, 1), etc. These tags are encoded in a 16-bit value.

The cache manager is extended with a sc_can_skip function. This function will examine the type of each instruction, its value tag, and the cache state. If it finds that we are loading a value that is already present in a register, it updates the cache state to put that register on the stack, and returns true to tell the main loop to skip code generation for this instruction.

Table 5.4 shows popped value caching applied to our example. At first, the stack is empty. When sc_push is called, it detects the current instruction's value tag, and marks the fact that R1 now contains LS0. In SUSHR_CONST, the pop has been changed to pop_destructive. This tells the cache manager that the value in the register will be destroyed, so the value tag has to be cleared again since R1 will no longer contain

LS0. The SSTORE_0 instruction now calls pop_tostore instead of pop, to inform the cache manager it will store this value in the variable identified by SSTORE_0's value tag. This means the register once again contains LS0. If any other register was marked as containing LS0, the cache manager would clear that tag, since it is no longer accurate after we update the variable.

In line 5, we need to load LS0 again, but now the cache state shows that LS0 is already in R1. This means we do not need to load it from memory, but just update the cache state so that R1 is pushed onto the stack. At run time this SLOAD_0 will have no cost at all.

There are a few more details to get right. For example if we load a value that's already on the stack, we generate a move to copy it. When sc_getfree is called, it will try to return a register without a value tag. If none are available, the least recently used register is returned. This is done to maximise the chance we can reuse a value later, since recently used values are more likely to be used again.

Branches As we do not know the state of the registers if an instruction is reached through a branch, we have to clear all value tags when we pass a BRTARGET instruction, meaning that any new loads will have to come from memory. At branches we can keep the value tags, because if the branch is not taken, we do know the state of the registers in the next instruction.

5.3.4 Mark loops

Popped value caching reduces the type 2 overhead significantly, but the fact that we have to clear the value tags at branch targets means that a large part of that overhead still remains. This is particularly true for loops, since each iteration often uses the same variables, but the branch to start the next iteration clears those values from the stack cache. This is addressed by the next optimisation.

Again, we modify the infuser to add a new instruction to the bytecode: MARKLOOP. This instruction is used to mark the beginning and end of each inner loop. MARKLOOP has a larger payload than most JVM instructions: it contains a list of value tags that will

Table 5.5: Mark loops

| | | | | cache state | | | |
|--------------------|---|------------|--------|-------------|------------|---------|------|
| JVM | AOT compiler | AVR | cycles | R1 | R2 | R3 | R4 |
| 0: MARKLOOP(0,1) | « emit markloop prologue: » | LDD R1,Y+0 | 4 | LS0pin | | | |
| | « LS0 and LS1 are live » | LDD R2,Y+2 | 4 | LS0pin | LS1pin | | |
| 1: BRTARGET(0) | « record current address » | | | LS0pin | LS1pin | | |
| 2: SLOAD_0 | « skip codegen, update cache state » | | | Int1LS0pin | LS1pin | | |
| 3: SCONST_1 | $operand_1 = sc_getfreereg()$ | | | Int1LS0PIN | LS1pin | * | |
| | emit_LDI(operand_1,1) | LDI R3,1 | 2 | Int1LS0PIN | LS1pin | * | |
| | sc_push(operand_1) | | | Int2LS0PIN | LS1pin | Int1CS1 | |
| 4: SUSHR | operand_1 = sc_pop_destructive() | | | Int1LS0pin | LS1pin | * | |
| | operand_2 = sc_pop_destructive() | MOV R4,R1 | 1 | LS0pin | LS1pin | * | * |
| | emit_JMP(+2) | JMP +2 | 2 | LS0pin | LS1pin | * | * |
| | emit_LSR(operand_2) | LSR R4 | 2 | LS0pin | LS1pin | * | * |
| | emit_DEC(operand_1) | DEC R3 | 1 | LS0pin | LS1pin | * | * |
| | emit_BRPL(-2) | BRPL -2 | 1 | LS0pin | LS1pin | * | * |
| | sc_push(operand_2) | | | LS0pin | LS1pin | * | Int1 |
| 5: SSTORE_0 | « emit MOV, update cache state » | MOV R1,R4 | 1 | LS0pin | LS1pin | | |
| 6: SLOAD_0 | « skip codegen, update cache state » | | | Int1LS0PIN | LS1pin | | |
| 7: SLOAD_1 | « skip codegen, update cache state » | | | Int2LS0PIN | Int1LS1PIN | | |
| 8: IF_SCMPGT(BT:0) | operand_1 = sc_pop_nondestructive() | | | Int1LS0PIN | LS1pin | | |
| | operand_2 = sc_pop_nondestructive() | | | LS0pin | LS1pin | | |
| | emit_CP(operand_1, operand_2); | CP R2,R1 | 2 | LS0pin | LS1pin | | |
| | emit_branchtag(GT, 0); | BRGT 1: | 2 | LS0pin | LS1pin | | |
| 9: MARKLOOP(end) | « emit markloop epilogue: LS0 is live » | STD Y+0,R1 | 4 | LS0 | LS1 | | |

appear in the loop and how often each tag appears, sorted in descending order.

When we encounter the MARKLOOP instruction, the VM may decide to reserve a number of registers and pin the most frequently used local variables to them. If it does, code is generated to prefetch these variables from memory and store them in registers. While in the loop, loading or storing these pinned variables does not require memory access, but only a manipulation of the cache state, and possibly a simple move between registers. However, these registers will no longer be available for normal stack caching. Since 4 register pairs need to be reserved for code generation, at most 7 of the 11 available pairs can be used by mark loops.

Because the only way to enter and leave the loop is through the MARKLOOP instructions, the values can remain pinned for the whole duration of the block, regardless of the branches made inside. This lets us eliminate more load instructions, and also replace store instructions by a much cheaper move to the pinned register. INC instructions, which increment a local variable, operate directly on the pinned register, saving both a load and a store. All these cases are handled in sc_can_skip, bypassing the normal code generation. We also need to make a small change to sc_pop_destructive. If the register we're about to pop is pinned, we cannot just return it since it would corrupt the value of

the pinned local variable. Instead we will first emit a move to a free, non-pinned register, and return that instead.

In Table 5.5 the first instruction is now MARKLOOP, which tells the compiler local short variables 0 and 1 will be used. The compiler decides to pin them both to registers 1 and 2. The MARKLOOP instruction also tells the VM whether or not the variables are live, which they are at this point, so the two necessary loads are generated. This is reflected in the cache state. No elements are on the stack yet, but register 1 is pinned to LS0, and register 2 to LS1.

Next, LS0 is loaded. Since it is pinned to register 1, no code is generated, but the cache state is updated to reflect LS0 is now on top of the stack. Next, SUSHR_CONST pops destructively. We cannot simply return register 1 since that would corrupt the value of variable LS0, so sc_pop_destructive emits a move to a free register and returns that register instead. Since LS0 is pinned, we can also skip SSTORE_0, but we do need to emit a move back to the pinned register.

The next two loads are straightforward and can be skipped, and in the branch we see the registers are popped non-destructively, so we can use the pinned registers directly.

Finally, we see the loop ends with another MARKLOOP, telling the compiler only local 0 is live at this point. This means we need to store LS0 in register 1 back to memory, but we can skip LS1 since it is no longer needed.

5.3.5 Instruction set modifications

Next, we introduce four optimisations that target the type 3 overhead: cases where limitations in the JVM instruction set means we cannot express some operations as efficiently as we would like. This type of overhead is the most difficult to address because many of the transformations a desktop VM can do to avoid it take more resources than we can afford on a tiny device. Also, this type of overhead covers many different cases, and optimisations that help in a specific case may not be general enough to justify spending additional resources on it.

Still, there are a few things we can do by modifying the instruction set, that come at

Table 5.6: Constant bit shift optimisation

| | | | | | cache | e state | |
|--------------------|---|------------|--------|------------|------------|---------|----|
| JVM | AOT compiler | AVR | cycles | R1 | R2 | R3 | R4 |
| 0: MARKLOOP(0,1) | « emit markloop prologue: » | LDD R1,Y+0 | 4 | LS0pin | | | 1 |
| | « LS0 and LS1 are live » | LDD R2,Y+2 | 4 | LS0pin | LS1pin | | |
| 1: BRTARGET(0) | « record current address » | | | LS0pin | LS1pin | | |
| 2: SLOAD_0 | « skip codegen, just update cache state » | | | Int1LS0PIN | LS1pin | | |
| 3: SUSHR_CONST(1) | « operand 1 = sc pop destructive() » | MOV R3,R1 | 1 | LS0pin | LS1pin | * | |
| | « emit LSR(operand 1) » | LSR R3 | 2 | LS0pin | LS1pin | * | |
| | « push(operand 1) » | | | LS0pin | LS1pin | Int1 | |
| 4: SSTORE 0 | « emit MOV, update cache state » | MOV R1,R3 | 1 | LS0pin | LS1pin | | |
| 5: SLOAD 0 | « skip codegen, just update cache state » | | | Int1LS0PIN | LS1pin | | |
| 6: SLOAD 1 | « skip codegen, just update cache state » | | | Int2LS0PIN | Int1LS1PIN | | |
| 7: IF SCMPGT(BT:0) | operand 1 = sc pop nondestructive() | | | Int1LS0PIN | LS1pin | | |
| = ` ′ | operand 2 = sc pop nondestructive() | | | LS0pin | LS1pin | | |
| | emit CP(operand 1, operand 2); | CP R2,R1 | 2 | LS0pin | LS1pin | | |
| | emit branchtag(GT, 0); | BRGT 1: | 2 | LS0pin | LS1pin | | |
| 8: MARKLOOP(end) | « emit markloop epilogue: LS0 is live » | STD Y+0,R1 | 4 | LS0 | LS1 | | |

little cost to the VM and can make a significant difference.

Darjeeling's original instruction set is already quite different from the normal JVM instruction set. The most important change is the introduction of 16-bit operations. The JVM is internally a 32-bit machine, meaning short, byte, and char are internally stored as 32-bit integers. On a sensor device where memory is the most scarce resource, we often want to use shorter data types. To support this, Darjeeling internally stores values in 16-bit slots, and introduces 16-bit versions of all integer operations. For example if we want to multiply two shorts and store the result in a short, the 32-bit IMUL instruction is replaced by the 16-bit SMUL instruction. These transformations are all done by the infuser (see Figure 4.1).

However, the changes made by Darjeeling are primarily aimed at reducing memory consumption, not at improving performance. We extend the infuser to make several other changes. The BRTARGET and MARKLOOP instructions have already been discussed, and the INVOKELIGHT instruction is the topic of the next section. In addition to these, we made the following four other modifications to Darjeeling's instruction set:

Constant bit shifts

Almost all benchmarks described in Section 7 do bit shifts by a constant number of bits. These appear not only in computation intensive benchmarks, but also as optimised multiplications or divisions by a power of 2, which are common in many programmes.

In JVM bytecode the shift operators take two operands from the stack: the value to shift, and the number of bits to shift by. While this is generic, it is not efficient for constant shifts: we first need to push the constant onto the stack, and then the bit shift is implemented as a simple loop which shifts one bit at a time. If we already know the number of bits to shift by, we can generate much more efficient code.

Note that this is different from other arithmetic operations with a constant operand. For operations such as addition, our translation process results in loading the constant and performing the operation, which is similar to what avr-gcc generates in most cases. An addition takes just as long when the operand is taken from the stack, as when it is a constant.

The mismatch is in the fact that while the JVM instruction set is more general, with both operands being variable for both bit shifts and other arithmetic operations, the native instruction set can only shift by a single bit. This means that to shift by a number of bits that is unknown until run time, a loop must be generated to shift one bit at a time, which is much slower than the code we can generate for a shift by a constant number of bits.

We optimise these cases by adding _CONST versions of the bit shift instructions ISHL, ISHR, IUSHR, SSHL, SSHR, and SUSHR. We add a simple scan to the infuser to find constant loads that are immediately followed by a bit shift. For these cases the constant load is removed, and the bit shift instruction, for example ISHL, is replaced by ISHL_CONST, which has a one byte constant operand in the bytecode, containing the number of bits to shift by. On the VM side, implementing these six _CONST versions of the bit shift opcodes adds 470 bytes to the VM, but it improves performance, sometimes very significantly, for all but one of our benchmarks.

Surprisingly, when we first implemented this, one benchmark performed better than native C. We found that avr-gcc does not optimise constant shifts in all cases. Since our goal is to examine how close a sensor node VM can come to native performance, it would be unfair to include an optimisation that is not found in the native compiler, but could easily be added. We implemented a version that is close to what avr-gcc does, but never better. We only consider cases optimised by avr-gcc. For these, we first emit



Figure 5.1: Base class and sub class layout

whole byte moves if the number of bits to shift by is 8 or more, followed by single bit shifts for the remainder.

The result when applied to our example is shown in Table 5.6, where the SCONST_1 and SUSHR instructions have been replaced by a single SUSHR_CONST instruction. The total cost is now 20 cycles, which appears to be up two from the 18 cycles spent using only popped value caching. But 12 of these are spent before and after the loop, while each iteration now only takes 8 cycles, a significant improvement from the 48 cycles spent in the original version in Table 4.1.

GET/PUTFIELD A FIXED reference field access

The GETFIELD_* and PUTFIELD_* instructions are used to access fields in objects. Because of Darjeeling's split architecture, the offset from the object pointer is known at compile time only for integer fields, but not for reference fields. As shown in Figure 5.1, integer fields will be at the same offset, regardless of whether an object is of the compile-time type, or a subclass. References fields may shift up in subclass instances, so GETFIELD_A and PUTFIELD_A must examine the object's actual type and calculate the offset accordingly, adding significant overhead.

This overhead can be avoided if we can be sure of the offset at compile time, which is the case if the class is marked final. In this case the infuser will replace the GET-FIELD_A or PUTFIELD_A opcode with a _FIXED version so the VM knows it is safe to determine the offset at AOT compile time. Conveniently, one of the optimisations ProGuard does, is marking any class that is not subclassed as final, so most of this is automatic.

Alternative solutions An alternative we considered is to let go of Darjeeling's split architecture for object fields and mix them, so the offsets for reference fields would also be known at compile time. To allow the garbage collector to find the reference fields we could either extend the class descriptors with a bit map indicating the type of each slot, or let the garbage collector scan all classes in the inheritance line of an object.

We chose our solution because it is easy to implement and adds only a few bytes to the VM size, while the garbage collector is already one of the most complex components of the VM. Also, we found that almost all classes in our benchmark could be marked final. But either solution would work, and the alternative could be considered as a more general solution.

Evaluation The impact of this optimisation is significant, but we decided not to include it in our evaluation since the overhead is the result of implementation choices in Darjeeling, which was optimised for size rather than performance. This means the overhead is a result of a Darjeeling specific choice, rather than a direct result of the AOT techniques or the JVM's design. Therefore, all results reported in this paper are with this optimisation already turned on.

Since Darjeeling's split architecture has a lot of advantages in terms of complexity and VM size, we still feel it is important to mention this as an example of the kind of trade-offs faced when optimising for performance.

SIMUL 16-bitx16-bit to 32-bit multiplication

While Darjeeling already introduced 16-bit arithmetic operations, it does not cover the case of multiplying two 16-bit shorts, and storing the result in a 32-bit integer. In this case the infuser would emit S2I instructions to convert the operands to two 32-bit integers, and then use the normal IMUL instruction for full 32-bit multiplication. On a device with a shorter word size, this is significantly more expensive than 16x16 to 32-bit multiplication.

We added a new opcode, SIMUL, for this case, which the infuser will emit if it can determine the operands are 16-bit, but the result is used as a 32-bit integer.

We could added more instructions, for example SIADD instruction for addition, BSMUL

for 8-bit to 16-bit multiplication, etc. But there is always a trade-off between the added complexity of an optimisation and the performance improvement it yields, and for these cases this is much smaller than for SIMUL.

16-bit array indexes

Finally, normal JVM array access instructions (TASTORE, TALOAD, etc) expect the index operand to be a 32-bit integer. On a sensor node with only a few KB of memory, we will never have arrays that require such large indexes, so we modified the array access instructions to expect a 16-bit index instead. This is easily done in Darjeeling's infuser, which contains a specification of the type of operands of each opcode, and will automatically emit type conversions where necessary. In CapeVM's bytecode, the array access instructions are named GETARRAY and PUTARRAY to be in line with GET/PUTFIELD and GET/PUTSTATIC.

This complements one of the manual optimisations discussed in Section 5.2. Using short values as index variables makes operations on the index variable cheaper, while changing the operand of the array access instructions reduces the amount of work the array access instruction needs to do and the number of registers it requires.

5.4 Method calls

Finally, we will look at the overhead caused by method calls. In native code, the smallest function call only has 8 cycles of overhead for a CALL and RET, and some MOVs may be needed to move the parameters to the right registers. More complicated functions may spend up to 76 cycles saving and restoring call-saved registers. As we have seen in Section 5.1.3, in Java a considerable amount of state needs to be initialised. For the simplest method call this takes about 550 cycles, and this increases further for large methods with many parameters.

When we look at the methods in a programme, we typically see a spectrum from a limited number of large methods at the base of the call tree that take a long time to complete




Figure 5.2: Number of CoreMark method calls vs. duration (logarithmic scales)

and are only called a few times, to small (near-)leaf methods that are fast and frequently called. Figure 5.2 shows this spectrum for the *CoreMark* benchmark.

For the slow methods at the base, the impact of the method call is not very significant for the overall execution time and we can afford to take the 550 cycles penalty. However, as we get closer to the leaf methods, the number of calls increases, as does the impact on the overall performance.

At the very end of this spectrum we have tiny helper functions that may be inlined. However, this is only possible for small methods, or methods called from a single place. In *CoreMark*'s case, ee_isdigit was small enough to inline. When we inline larger methods, the tradeoff is an increase in code size. So we have a problem in the middle of the spectrum: methods that are too large to inline, but called often enough for the method call overhead to have a significant impact the overall performance.

5.4.1 Lightweight methods

For these cases we introduce a new type of method call: lightweight methods. These methods differ from normal methods in two ways:

- We do not create a stack frame for lightweight methods, but use the caller's frame.
- Parameters are passed on the stack, rather than in local variables.

Lightweight methods give us third choice, in between a normal method call and method inlining. When calling a lightweight method, we directly CALL the method's code. We

bypass the VM completely, reusing the caller's stack frame, and leaving the parameters on the (caller's) stack. In effect, the lightweight method behaves similar to inlined code, but since we can CALL it from multiple places, we do not incur the code size overhead of duplicating large inlined methods.

Because the method will be called from multiple locations which may have different cache states, we do have to flush the stack cache to memory before a call. This results in slightly more overhead than for inlined code, but much less than for a normal method call.

As an example, consider the simple isOdd method in Listing 4:

```
// JAVA
                                                    (Stack)
                                  //
                                                                  11
                                                                                    (Stack)
                               2
public static boolean
                                  SLOAD_0
                                                    (Int)
                                                               3
                                                                  SCONST_1
                                                                                    (Int,Int)
                               3
          isOdd (short a)
                                  SCONST 1
                                                    (Int,Int) 4
                                                                  SAND
                                                                                   (Int)
                                                                  SRETURN
                                  SAND
                                                    (Int)
                                                                                    ()
 return (a & (short)1)==1;
                                  SRETURN
```

Listing 4: Simple, stack-only lightweight method example

The normal implementation has a single local variable. It expects the parameter to be stored there and the stack to be empty when we enter the method. In contrast, the lightweight method does not have any local variables and expects the parameter to be on the stack.

We added a new instruction, INVOKELIGHT, to call lightweight methods. In the bottom half of Listing 5 we see how INVOKELIGHT and INVOKESTATIC are translated to native code. Both first flush the stack cache to memory. After that, the lightweight method can directly call the implementation of isOdd, while the native version first saves the stack pointers, and then enters an expensive call into the VM to setup a stack frame for isOdd, which in turn will call the actual method.

Local variables

The lightweight implementation of the isOdd example only needs to process the values that are on the stack, but this is only possible for the smallest methods. If we want a lightweight method to be able to use local variables, we need to reserve space for them in the caller's stack frame, equal to the maximum number of slots needed by all the lightweight methods it may call.

```
NORMAL INVOCATION
                                                        LIGHTWEIGHT INVOCATION
   // INVOKESTATIC isOdd:
                                                     // INVOKELIGHT isOdd:
                        // Flush the cache
       push r25
                                                         push r25
                                                                       // Flush the cache
       push r24
                                                         push r24
       call &preinvoke // Save X and SP
                                                         call &isOdd
                      // Set parameters
       ldi r22, 253
6
       ldi r23, 2
                        // for callMethod
7
       ldi r24, 21
       ldi r20, 64
9
10
       ldi r21, 42
11
       ldi r18, 13
       ldi r19, 0
12
       ldi r25, 2
13
       call &callMethod // Call to VM
14
       call &postinvoke // Restore X and SP
```

Listing 5: Comparison of lightweight and normal method invocation

In our AOT compiled code, we use the ATmega's Y register to point the start of a method's local variables. To call a lightweight method with local variables, the caller only needs to shift Y up to the region reserved for lightweight method variables before doing the CALL. The lightweight method can then access its locals as if it were a normal method.

Nested calls

A final extension is to allow for nested calls. While frequently called leaf methods benefit the most from lightweight methods, there are many cases where it is useful for lightweight methods to call other lightweight methods. A good example from the *CoreMark* benchmark is the 16-bit crcu16 function, which is implemented as two calls to crcu8. While crcu8 is the most critical, there is still one call to crcu16 for every two to crcu8.

So far we have not discussed how to handle the return address in a lightweight method. Our AOT compiler uses the native stack to store JVM integer stack value, which means the operands to a lightweight method will be on the native stack. But when we do a CALL, the return address is put on the stack, covering the method parameters.

For leaf methods, the lightweight method will first pop the return address into two fixed registers, and avoid using these register for stack caching. When the method returns, the return address is pushed back onto the stack before the RET instruction.

For lightweight methods that will call another lightweight method, the return value is also popped from the stack, but instead of leaving it in the fixed register, where it would




Figure 5.3: Stack frame layout for a normal method f, which calls lightweight method g lw, which in turn calls lightweight method h lw

be overwritten by the nested call, we save it in the first local variable slot and increment Y to skip this slot. Since each lightweight method has its own block of locals, we can nest calls as deeply as we want.

This difference in method prologue and epilogue is the only difference in the way the VM generates code for a lightweight method, all JVM instructions can then be translated the same way as for a normal method.

Stack frame layout

A normal method that invokes a possible string of lightweight methods, needs to save space for this in its stack frame. How much space it needs to reserve can be determined by the infuser at compile time, and this information is added to the method descriptor.

An example is shown in Figure 5.3, which shows the stack frame for a normal method f, which calls lightweight method g_lw, which in turn calls another lightweight method h_lw.

The stack frame for f contains space for its own locals, and for the locals of the lightweight method it calls: g_lw. In turn, g_lw's locals contain space for h_lw's locals, as well as a slot to store the return address back to f. Since h_lw does not call any other methods, it just keeps its return address in registers.

When a method calls a lightweight method with local variables, it will move the Y register to point at that method's locals. From Figure 5.3 it is clear it only needs to increment Y by the size of its own locals. For f, this will place the Y register at the beginning of g_lw's locals. Since g_lw may call h_lw, g_lw's prologue will first store its return address in the first local slot, moving Y forward in the process so that Y points to the first free slot.

Mark loop

Lightweight methods may use any register and do not save call-saved registers like normal methods. The only case where this would be necessary is when it is called inside a MARKLOOP block that uses the same register to pin a variable. In this case we save those variables back to memory before calling the lightweight method and load them after the call returns. Since lightweight methods always come before their invocation in the infusion, the VM already knows which registers it uses, and will only save and restore pinned variables if there is a conflict. Because registers for mark loop are allocated low to high, and for normal stack caching from high to low, in many cases the two may not collide.

Example call

An example of the most complex case for a lightweight call is shown in Listing 6, which shows how method f from Figure 5.3 would call g_lw, assuming f is in a markloop block at the time which pinned a variable R14:R15, and these registers are also used by g_lw.

In the translation of the INVOKELIGHT instruction we see we first flush the cache to memory, and then save the value of the local short at offset 22 that was pinned to R14:R15. Finally we add 26 to the Y register to skip the caller's own local variables and point Y to the start of the space reserved for lightweight method locals.

In the method call, we first see the return address is popped off the stack into a register. Since g_lw may call another lightweight method, we cannot leave it there but store it in the first local slot, incrementing Y in the process. After g_lw is done, we see the reverse process to return to the caller, where we then see the Y register is restored to point to the

caller's locals, and the local variable at offset 22 is loaded back into the pinned register.

```
// IMPLEMENTATION OF g_lw
   // LIGHTWEIGHT INVOCATION
   INVOKELIGHT g_lw
2
                                                     pop r18
                                                                 // Pop the return address
       push r25
                        // Flush the cache
                                                     pop r19
3
       push r24
                                                     st Y+, r18 // Save in 1st local,
       std Y+22, r14
                       // Save pinned value
                                                     st Y+, r19 // and increment Y
5
       std Y+23, r15
6
       adiw Y, 26
                        // Move Y to g_lw's
                                                       .. // g_lw's body
       call &g_lw
                                   // locals
8
                        // Restore Y
9
       sbiw Y, 26
                                                     ld r19, -Y // Load return address,
       ldd r14, Y+22
10
                       // Reload pinned value
                                                     ld r18, -Y // and decrement Y
                                                                 // Push return address
       ldd r15, Y+23
                                                     push r19
11
                                                     push r18
                                                                 // onto the stack
                                                     ret
```

Listing 6: Full lightweight method call

5.4.2 Overhead comparison

We now compare the overhead for the various ways we can call a method in Table 5.7.

Manually inlining code yields the best performance, but at the cost of increasing code size if larger methods are inlined. ProGuard inlining is currently slightly expensive because of the way it always saves parameters in local variables.

Both lightweight methods options cause some overhead, although this is very little compared to a full method call. First, we need to flush the stack cache to memory to make sure the parameters are on the real stack. This this takes two push and eventually two corresponding pop instructions per word, costing 8 cycles per word. In addition, we need to clear the value tags from the stack cache, which may mean we may not be able to skip as many LOAD instructions after the lightweight call, but this is hard to quantify.

Next the cost of translating the INVOKE instruction varies depending on the situation. In the simplest case it is simply a CALL to the lightweight method, which together with the corresponding RET costs 8 cycles. The worst case is 68 cycles when the lightweight method has local variables, uses all registers, and the caller used the maximum of 7 pairs to pin variables in a MARKLOOP block.

After calling the method, the method prologue for lightweight methods is very simple. We just need to save the return address and restore it in the epilogue, which takes 8 cycles if we can leave it in a register, or 16 if we need to store it in a local variable slot.

For small handwritten lightweight methods this is the only cost, but for larger ones

Table 5.7: Approximate cycles of overhead caused by different ways of invoking a method

| | Manual inlining | ProGuard inlining | Stack-only lightweight | Converted Java lightweight | Normal method call |
|--|-----------------|-------------------|--------------------------|---------------------------------|-------------------------------------|
| flush the stack cache ¹ INVOKE create stack frame | | | 8 per word 8 to 68 | 8 per word 8 to 68 | 8 per word ~82 ~450 |
| method pro-/epilogue store and load parameters | | 4 or 8 per word | 8 or 16 | 8 or 16 4 or 8 per word | 10 to 71 4 or 8 per word |
| total | | 4 or 8 per word | 16 to 84 + 8 per word | 16 to 84 + 12 or 16 per word | ~542 to ~603 + 12 or 16 per word |

created by converting a Java method, we add STORE instructions to copy the parameters from the stack into local variables, as shown in Listing 7. This is similar to the only overhead incurred by ProGuard's method inlining, and costs 4 cycles per word for the STORE, and possibly 4 more if the corresponding LOAD cannot be eliminated by popped value caching.

The total overhead for a lightweight method call scales nicely with the method's complexity. For the smallest methods, the minimum is only 16 cycles, plus 8 cycles per word for the parameters. For the most complex cases this may go up to 100 to 150 cycles. But these methods must be more complex and will have a longer run time, so the relative overhead is still acceptable.

The number of cycles in Table 5.7 is just a broad indication of the overhead. Some factors, such as the cost of clearing the value tags is hard to predict, and inlining may allow some optimisations that aren't possible with a method call. In practice the actual cost in a number of specific cases we examined varies, but is in the range we predicted.

Comparing this to a normal method call, we see the cost is much higher, and less dependent on the complexity of the method that is called. The overhead from setting up the stack frame, and the more expensive translation of the INVOKE instruction (see Listing 4) are fixed, meaning a call will cost at least around 550 cycles, increasing to over 700 cycles for more complex methods taking many parameters.

5.4.3 Creating lightweight methods

We currently support two ways to create a lightweight method:

- handwritten JVM bytecode
- converting a Java method

Handwritten JVM bytecode

For the first option we declare the methods native in the Java source code, so the code calling it will compile as usual. We provide the infuser with a handwritten implementation in JVM bytecode, which the infuser will simply add to the infusion, and then process it in the same way as it processes a normal method, with one step added:

For lightweight methods, the parameters will be on the stack at the start of the method, but the infusers expects to start with an empty stack. To allow the infuser to process them like other methods, we add a dummy LW_PARAMETER instruction for each parameter. This instruction is skipped when writing the binary infusion, but it tricks the infuser into thinking the parameters are being put on the stack.

Converting Java methods

This handwritten approach is useful for the smallest methods, and allows us to create bytecode that only uses the stack, which produces the most efficient code. But for more complex methods it quickly becomes very cumbersome to write the bytecode by hand.

As a second, slightly slower, but more convenient option, we developed a way to convert normal Java methods to lightweight methods by adding a @Lightweight annotation to it.

The infuser will scan all the methods in an infusion for this annotation. When it finds a method marked @Lightweight, the transformation to turn a normal JVM method into a lightweight one is simple: we first add a dummy LW_PARAMETER instruction for each parameter, followed by STORE instructions to pop these parameters off the stack and store them in the right local variables. After this, we can use the normal body of the method and call it as a lightweight method.

Listing 7 shows the difference for the isOdd method. We can see this approach adds some overhead in the form of a SSTORE 0 and a SLOAD 0 instruction. However, using

popped value caching, only the SSTORE_0 will have a run-time cost. Another disadvantage of the converted method is that is has to use a local variable, which will slightly increase memory usage, but in return this approach gives us a very easy way to create lightweight methods.

```
// JAVA
                                      // HANDWRITTEN
                                                                      // CONVERTED JAVA
   @Lightweight
                                      11
                                                       (Stack)
                                                                      11
                                                                                       (Stack)
   public static boolean
                                                                      LW_PARAMETER
                                      LW PARAMETER
                                                       (Int)
                                                                                       (Int)
             isOdd (short a)
                                      SCONST_1
                                                       (Int,Int)
                                                                      SSTORE_0
                                                                                       ()
                                      SAND
                                                                      SLOAD 0
5
                                                       (Int)
                                                                                       (Int)
     return (a & (short)1)==1;
                                      SRETURN
                                                                      SCONST_1
                                                                                        (Int,Int)
                                                       ()
                                                                      SAND
                                                                                        (Int)
                                                                      SRETURN
                                                                                       ()
```

Listing 7: Comparison of hand written lightweight method and converted Java method

Replacing INVOKES

The infuser does a few more transformations to the bytecode. Every method is scanned for INVOKESTATIC instructions that invoke a lightweight method. These are simply replaced by an INVOKELIGHT, and the number of extra slots for the reference stack and local variables of the current method is increased if necessary. Finally, methods are sorted so a lightweight method will be defined before it is invoked, to make sure the VM can always generate the CALL directly.

5.4.4 Limitations and tradeoffs

There are a few limitations to the use of lightweight methods:

No recursion Since we need to be able to determine how much space to reserve in the caller's stack frame for a lightweight method's reference stack and local variables, we do not support recursion, although lightweight calls can be nested.

No garbage collection Lightweight methods reuse the caller's stack frame. This is a problem for the garbage collector, which works by inspecting each stack frame and finding the references on the stack and in local variables. If the garbage collector would be triggered while we're in a lightweight call, it would not know where to find the lightweight

method's references, since the stack frame only has information for the method that owns it.

While it may be possible to relax this constraint with some effort, in most cases this is only a minor restriction. Lightweight methods are most useful for fast and frequently called methods, and operations that may trigger the garbage collector are usually expensive, so there is less to be gained from using a lightweight method in these situations.

Static only We currently do not support lightweight virtual methods, since the overhead of resolving the target of the invoke is large compared to the rest of the invoke overhead, but this is something that could be considered in future work.

Stack frame usage Finally, while many methods can be made lightweight, we should remember that a method calling a lightweight method will always reserve space for it in its locals. This space is reserved, regardless of whether the method is currently executing or not, and the more nested lightweight calls are made, the more space we need to reserve.

As an example if we have a method £1 which may call a lightweight method with a large number of local variables, big_lw, but is currently calling normal method £2, which may also call big_lw, we will have reserved space for big_lw twice, both in £1's and in £2's frame.

Chapter 6

Safety

The second goal of this dissertation is to develop a VM that offers a 'safe' execution environment, and to compare the cost of doing so in a VM to existing native code approaches.

A safe execution environment is one that guarantees an application cannot harm the system it's running on or other applications running on the same system. Specifically, an application cannot:

- 1. write to memory outside the areas assigned to it,
- 2. execute code it does not have permission for, or
- 3. retain control of the CPU indefinitely

Given the first two, the last guarantee is easy to implement: the VM can simply set a timer to trap back to the VM after a certain amount of time. As long as the other guarantees holds, the application will not be able to disable the timer without the VM's permission.

To guard against malicious attacks as well as programming errors, we focus on the second type of approaches shown in Figure 3.5, where the node does not rely on the host to guarantee safety, but can do so independent of the code it receives.

As discussed in Chapter 3, most generic sensor nodes VMs do not consider safety, with the exception of SensorScheme [25]. This is unfortunate because the complexity of reducing the necessary run-time checks noted by native code systems like Harbor [45], is much lower when using a virtual machine. Compared to native CPU instruction sets,

- Translation-time checks
- T-1 For each method header, the number of own local variable slots <= the number of total variable slots, the number of (int/ref) arguments <= the number of (int/ref) variables, static methods are not abstract.
- T-2 The last instruction of each method is a RETURN or GOTO.
- T-3 Branch instructions branch to an index < the number of BRTARGETs announced in the method header.
- T-4 At the end of each method, we have seen the exact number of BRTARGET instructions announced in the method header.
- T-5 The target for an INVOKELIGHT call is already translated, so the target address is known.
- T-6 The target method header for an INVOKESTATIC/INVOKESPECIAL exists.
- T-7 After popping the return value, the stack is empty.
- T-8 For each INVOKELIGHT, the total number of slots the number of own variable slots for the caller >= the total variable slots for the callee.
- T-9 At the point of an INVOKELIGHT instruction, the max stack of the caller >= the current stack depth the number of arguments to the callee + the max stack of the callee.
- T-10 The stack is empty at branches and branch targets.
- T-11 Before each instruction, the stack depth >= the number of elements to be consumed by the instruction
- T-12 After each instruction, the stack depth <= the max stack depth announced in the header.
- T-13 The index of the local variable < the number of own variable slots for the current method.
- T-14 The target infusion of a static variable exists.
- T-15 The index of the static variable < the number of static variable slots for the target infusion.

Run-time checks

- R-1 The target implementation for an INVOKEVIRTUAL/INVOKEINTERFACE is found.
- R-2 Whenever a new stack frame is allocated the frame+max stack depth+some safety margin > the end of the heap.
- R-3 The target implementation for an INVOKEVIRTUAL/INVOKEINTERFACE matches the stack effects used to verify the caller's stack at translation time.
- R-4 The target address of an array element or object field is within the heap.

the JVM instruction set is relatively simple and restricted, and easier to reason about. As we will see, many checks can be done at translation time, reducing the need for run-time checks and the corresponding overhead.

For an interpreter, the VM is always in control, which makes it is easy to guarantee safety, but interpreters come at the cost of a one to two orders of magnitude performance penalty. Our VM is an Ahead-of-Time compiler, which translates JVM bytecode to native code at load-time to reduce interpretation overhead. This means the application is executing native code for most of the time, only occassionally calling functions in the VM to handle more complex operations. However, all of this code is generated by the VM, which means it can perform checks at translation time to ensure the code it generates is safe. It only needs to insert run-time checks in cases where this is impossible to guarantee at translation time.

To guarantee safety we will first make the guarantees more concrete and specific to our VM:

- control flow safety: we are always executing
 - a translated JVM instruction from the top, so code can't jump to half way a generated instruction with undefined results, or
 - code in the VM itself, as a result of either a call to the VM from a translated
 JVM instruction, or returning from the main method
- *memory safety*: any write to memory done by the application is to a legal location: either
 - memory reserved for the operand stack, or
 - a valid local or static variable, or
 - the area of the heap assigned to the application

Both depend on the other: we will assume memory safety while we discuss control flow safety and vice versa. For each, our approach will be to first establish some general constraints, and then examine each bytecode instruction to determine what additional checks are necessary to guarantee safety.

We will collect our checks in Table 6.1. Compared to the checks specified in Section 4.10 of the Java Virtual Machine Specification [52], the checks are different in two ways, they are specific to our VM's implementation, and since our goal is to ensure safety, our checks are less restrictive than the JVM specification. For example, they will allow writing to a private field from outside the class since this, while incorrect, is not a safety violation.

Many of our checks will depend on the *method header*. Each method in our VM has a small header defining properties such as the maximum stack size, number of local variables, return type, etc. Since the VM uses this header to determine the required size of the stack frame and the effects of a method call on the operand stack, many of the necessary checks are to ensure the actual bytecode follows the contract established in the method header. When the node receives code, it will first receive the headers for all

Table 6.2: Instructions affecting control flow

| | <u> </u> |
|---------------------------------|--|
| Туре | Effect on control flow |
| Branches INVOKES RETURNS Others | Jump to a location within the method Call a method, either through the VM or directly Return to the address at the top of the stack Fall through to the next JVM instruction |

methods, followed by the implementations, so the contracts for all methods are known when we start translating the byte code.

The first check we do is a basic sanity check on the data in the method headers (T-1). For example, since each parameter becomes a local variable, the number of local variable slots must be at least as high as the number of parameter, and the total number of slots must be at least as high as the method's own local variable slots, while the rest may be used for lightweight methods.

6.1 Control flow safety

We will first guarantee control flow safety by considering the effect of each possible JVM instruction and showing they either flow into the start of a legal next instruction, or return control back to the VM. To do so, we group them into four categories, shown in Table 6.2. Most instructions don't affect the control flow. The ones that do are: various kinds of branches, method invocations, and returns. The state is correct at the start of the programme, since the VM will start it by jumping to the beginning of the first instruction in the main method. We will show the state will be correct after each instruction by looking at these four categories.

6.1.1 Simple instructions

Starting with the last category: most instructions such as math operations, loads and stores, are translated to a sequence of native instructions that will be executed top to bottom. In some cases this may call to a VM or libc function to perform some complex operation, which is safe since these are part of the VM and will return to the same location.

For this category, the generated code will flow naturally into the next generated instruction, which is safe as long as there *is* a next instruction. This produces our second translation-time check, T-2: the last instruction in a method should be a RETURN or GOTO to prevent control from flowing into undefined territory after the method body.

6.1.2 Branch instructions

In our bytecode, which is a modified form of standard JVM bytecode, branches don't target an offset as in normal JVM bytecode, but a branch target ID. These targets are marked with a BRTARGET instruction, which doesn't emit any code, but causes the AOT compiler to collect the address in a temporary table during translation. Once the whole method is translated, this temporary table is used to patch the correct target address into the branch instructions to handle forward branches.

This makes checking the branch addresses easy. Each method announces the number of branch targets that will be used in the method header. To ensure each taken branch will branch to a legal instruction within the method, we need to check that the target ID of each branch is lower than the number of branch targets announced (T-3) so it points to an entry within the table, and that at the end of the method, all BRTARGET instructions have been found so all entries in the table point to the start of a translated instruction (T-4).

6.1.3 Invoke instructions

We have three kinds of method invocations in our VM.

For lightweight method calls, we require the implementation of the target method to come before any call to it, to ensure the address of target is known at translation time and we can directly generate a CALL to it. Ensuring this calls to a correct address is therefore trivial: we must simply check the code for the method has already been generated (T-5).

For static calls (INVOKESTATIC and INVOKESPECIAL) the target method is known at translation time, but it may not have been translated yet if the implementation follows later in the infusion. For these instructions, we generate a CALL to the VM's call-Method function, and pass it the id of the target method. At run time this id will be used

as an index in the method table. Since we will store all the method headers before translating the implementations, we can check at translation time the method id is known (T-6), and since the VM won't start an application before the implementation for all methods is translated, this guarantees that callMethod will be able to find the correct target at run time

Finally, for INVOKEVIRTUAL and INVOKEINTERFACE, we do not know the target at translation time, since callMethod will resolve this depending on the object we will invoke the method on, which will not be known at run time. Therefore we need a run-time check to ensure the method can be found (R-1). Since the method already needs to be resolved to make the call, this doesn't add any extra overhead.

6.1.4 Return instructions

Finally, return instructions will pop the return value from the stack, and then do a native RET instruction to return, either directly to the AOT compiled code of the caller for lightweight method calls, or to the VM's callMethod function.

The RET instruction will take the return address from the native stack, which is also used to store the JVM's integer operand stack. This means we need to check the integer operand stack is empty at return instructions (T-7) to ensure the correct address will be at the top of the native stack. Memory safety then guarantees the application could not have corrupted it. Without this check, malicious code could leave an integer on the stack and use the return instruction to jump to any location.

The second way the return address could be corrupted is if the native stack overflows into the JVM heap. In our VM the heap is a fixed sized block that sits above other global variables, and the AVR's native stack grows down towards it. If the native stack were to grow into the area reserved for the heap, a return address may be corrupted.

We add a check during non-lightweight invokes that the stack frame for the called method, plus it's maximum integer stack size, does not grow into the heap. (R-2) Lightweight calls do not add to the stack, since space for their local variables, stack, and return address was already allocated in the caller's frame.




Figure 6.1: Global memory layout and the areas accessible to the application

While running, a method may make calls to the VM or libc functions, causing the stack to grow further. We can determine the maximum stack growth for calls our AOT generated code may make. Therefore we add a certain safety margin between the stack and heap. *t-kernel* [32] also reserves a similar gap of 128 bytes between the stack and kernel heap, although it is not clear from the paper whether this is for the same reason.

6.2 Memory safety

Figure 6.1 shows the global layout of the VM's memory. At the bottom are the internal state of by the VM, stored in a number of global variables, and a block with static variables for each infusion. The infusion blocks are actually allocated on the heap at application

Table 6.3: Instructions writing to memory

| Туре | Writes to |
|--------------------------------------|--|
| STORES | A local variable in the current method's stack frame |
| PUTSTATICs | A static variable in an infusion |
| PUTARRAYS | An array on the heap |
| PUTFIELDs | An object on the heap |
| Any instruction pushing to the stack | The reference or integer stack |

startup time, but this part of the heap is then separated from the range the application may use to protect them from bad heap writes. This is followed by the application heap, which contains Java objects and arrays.

The native stack grows down in memory towards the heap. This contains a mix of native stack frames for internal VM functions, the application's JVM stack frames containing space for local variables and reference operand stack, and the integer operand stack which grows down directly on top of the native stack.

Thus, the VM's private data and the application data are mixed in the node's memory. The application is only allowed to write to the areas indicated with bars to the right. Any write outside of these designated areas may corrupt the VM's internal state, and needs to be prevented by our safety checks.

Having ensured control flow safety, we can now rely on the fact that we will always execute complete JVM instructions, and the application cannot skip past an inserted run-time check by jumping to the middle of a generated instruction. This means we can demonstrate memory safety by considering each how each JVM instruction writes to memory, and showing they are all either guaranteed to write to a correct address, or checked at run time. Again, we group instructions in the categories shown below with respect to their writes to memory, as shown in Table 6.3, and consider each separately.

The stack frame for a method contains space for its local variables and reference stack, as shown in Figure 6.1. For normal methods, the VM creates the stack frame based on the method header, so at translation time we know how much space will be available at run time. Lightweight methods don't create their own stack frame. Instead, they depend on the caller's stack frame, so whenever we translate an INVOKELIGHT instruction, we need to verify the stack frame of the current method has reserved enough free space for

the lightweight method's locals and stack (T-8 and T-9). To do this, the method header contains both the total number of slots to reserve, and the number the method will use for itself. Any remaining slots are used for lightweight methods.

6.2.1 The operand stack

The VM will reserve space for the operand stacks based on the information in the method header, so we need to make sure the actual stack depth neither underflows, or exceeds the maximum announced in the header.

The effect of each instruction on the stack is known at translation time. We simply the verification process by requiring the stack to be empty at all branches, so we can determine the stack depth in a single top to bottom pass. Alternatively, we could announce the expected stack state for each branch target in the method header so we can check the state matches at each branch and corresponding branchtarget. However, this is more complex and in practice the overhead for requiring an empty operand stack at branches is minimal: in our entire Java codebase, only four trivial rewrites to avoid the ? : operator were necessary.

This allows us to verify the stack simply by maintaining two counters indicating how many values are on the integer and reference stacks, and updating these counters for each instruction's stack effects as we translate the method. For normal methods both counters are initialised to 0, since they start with empty stacks. Lightweight methods start with their parameters on the stack, so when translating these, the counters are initialised according to the number of arguments announced in the method header.

For each translated instruction, we then check there are enough values on the stack to consume its operands (T-11), and we do not exceed the maximum stack depth announced in the header after pushing it's results (T-12).

Most bytecode instructions have a fixed effect on the stack, for example IADD will always consume two 32-bit ints and push another. We encode this in a simple table. Method calls, discussed below, require some more work to determine the stack effects.

Invoke instructions The INVOKESTATIC, INVOKESPECIAL, and INVOKELIGHT instructions all contain the id of the method that will be invoked. Since we already have all method headers available at translation time, which contain the number of arguments and return type, it is easy to determine the stack effects of these invoke instructions.

For INVOKEVIRTUAL and INVOKEINTERFACE however, the actual method that will be called depends on the object on the stack at run time. For these, we determine the stack effects based on the first method implementation that matches the call. For valid code all implementations should have the same signature, and thus the same effect on the stack, but malicious code could try to send an implementation in a subclass that has different stack effects. We therefore add a run-time check (R-3) that will verify the method that is called at run time, has the same stack effects as the one used to verify the stack at translation time.

Return instructions Note that RETURN instructions don't need any special care. The stack depth in the method is verified using the instruction found in the bytecode. It's possible for a method to break the contract established in the method header, for example by using RETURN instead of IRETURN in a method that should return an int. However, this is still safe as long as the stack is empty after the return instruction, as checked by T-7.

Because the return value is passed in registers to the calling method, the result of using an incorrect return instruction is that either the return value is discarded, or whatever happens to be in the registers is used as a return value, which may corrupt the application's own state, but not the VM's.

6.2.2 STORE

Local variables are written to using the STORE instructions. Each STORE instruction contains the index of the local variable slot to write to, which makes it easy to verify at translation time.

Local variables are accessed as an offset from the Y register, which is under control of the VM and points to the start of the local variables, as shown in Figure 6.1. The method header is used to create the current method's stack frame, or in the case of lightweight methods, to verify any caller has reserved enough slots for the lightweight method's locals.

Since we know how many slots will be available at the Y register, we only need to check at translation time that the index of the local is within the range announced in the method header to make sure we will write to a valid location (T-13).

6.2.3 PUTSTATIC

Static variables are allocated globally at the start of the application based on number of static variables in the *infusion* header. The PUTSTATIC instruction contains a reference to an infusion, and the index of the static variable slot. At translation time, we simply need to check the referenced infusion exists (T-14), and the index is within the legal range (T-15) for that infusion.

6.2.4 PUTFIELD and PUTARRAY

The final type of memory access is to the heap. The various NEW instructions used to create arrays and objects are safe since they are fully implemented in the VM. Writes to heap memory happen using the PUTFIELD and PUTARRAY instructions, which write to object fields and array elements respectively.

Since these both work on an object reference, a null reference bug could easily trick the VM to write to the lowest addresses. Since in the AVR, the lowest 32 bytes of the address space are mapped to the CPU's general purpose registers, this can cause very hard to diagnose bugs. Similarly, using a high out-of-bounds index into an array, malicious code could easily gain access to the native stack and, for instance, corrupt return addresses.

In some cases it may be possible to verify of these operations at translation time, but this is hard without extensive analysis that would be too expensive for a sensor node. We therefore add a run-time check when translating these instructions just before doing the final memory access, to check the address is within the heap (R-4).

The VM will set the bounds of the heap in two variables: heap_lo_bound and heap hi bound as shown in Figure 6.1. Each heap access instruction calculates the

address to write in the AVR's Z register. Just before the actual write to the heap, we insert al CALL to the heapcheck function shown in Listing 8.

This function checks the address in Z is within these bounds. If it is not, it will jump to the illegal_access_handler, allowing the VM to terminate the application. This check will add 22 cycles overhead for each array or object write, and 4 bytes code size overhead for the CALL instruction.

The actual write to the heap is often done by an offset from **z** using the AVR's STD, or 'store indirect with displacement' instruction. This allows us to write to a fixed offset of at most 63 bytes from **z**. For example, to write to object fields, who's offset within the object is know at translation time, we simply load the object's address into **z** and use STD to write to the correct offset.

This means the write could end up at most 63 bytes above the end of the heap. The cheapest way to avoid this would be to not use the STD instruction, but instead use the ADIW to add the offset to Z and use the normal ST instruction to store without displacement. However, this would add 2 bytes and 2 cycles for instruction. Instead we reuse the same small safety margin mentioned in check R-2. This is safe because we will never be writing to a heap object and executing a function in the VM or libc at the same time.

Alternatives We considered several alternative implementations for heapcheck. Since the CALL and RET instructions are expensive, we can save 7 cycles by inlining in the check instead of calling it. However, this would increase the code size overhead from 4 bytes to over 30 bytes, which we consider too high.

If we align the top and bottom boundaries of the heap at 256 bytes, this would eliminate the need to bounds check the lower byte of the Z register, ZL. This would save 6 of the 22 cycles, but would waste RAM since some bytes below and above the heap would have to remain unused. Since RAM is such a scarce resource and the performance gain is limited, we decided against this.

Finally, we can save 8 cycles if we keep the bounds in registers instead of memory, which would remove the need for the LDS instructions. However this reduces the performance of the stack cache since it means these registers are not available for stack caching.

Which of these affects performance more depends on the code. We evaluate the difference in Section 7.7.1. Since the option to have the bounds in registers is more complex to implement, thus increasing VM size, we choose to keep the bounds in registers.

```
heapcheck:
2
           lds
                r0, heap_lo_bound
                ZL, r0
           ср
           lds r0, heap_lo_bound + 1
           brlo illegal access handler:
           lds r0, heap_hi_bound
                r0, ZL
            ср
               r0, heap_hi_bound + 1
           lds
10
               r0, ZH
           brlo illegal_access_handler:
11
```

Listing 8: Heap bounds check

6.3 Hardware acceleration

Sensor node CPUs do not have features such as memory management units (MMUs) and privileged-mode execution used in desktop CPUs. While the added complexity for these cannot be justified in a market driven by extreme pressure to minimise chip cost and area, some more lightweight support from the hardware could significantly reduce the cost of providing safe execution environments, with or without a VM. In this section we consider two possible extensions to the CPU that can be implemented at little cost in terms of chip surface area, and we believe to be generic enough to justify their inclusion in these CPUs.

The two most expensive checks are R-2 and R-4. The last is the cause of most of the run-time overhead, and both require us to keep a safety margin in between the heap and stack. While this margin is small, RAM memory is a scarce resource we would prefer not to waste.

We propose two checks to be added to the CPU, causing it to trap to a fixed error handler when the check fails to allow the node to terminate the programme.

6.3.1 Stack overflow protection

To protect against stack overflow, we propose extending the CPU with a stack bound register. The CPU compares the stack pointer to this stack bound whenever it is modified, either by a direct write or implicitly by a PUSH instruction. If the stack pointer drops below the stack bound, the CPU traps to the error handler.

In our VM, the stack bound register would be set to the value of heap_hi_bound, thus eliminating the need for R-2. This is also be a useful safety measure to have for any other embedded code since the low amount of RAM makes stack overflows a real risk in any application, which can lead to unpredictable behaviour and hard to diagnose bugs.

6.3.2 Heap write protection

To eliminate the need to call heapcheck before each write, we propose adding two more registers containing the lower and upper bounds of the area the application is legally allowed to write to. The CPU then checks that writes to memory fall within these bounds, otherwise it traps to the error handler.

The question then becomes which writes should be checked, since the VM should still be able to write to any location, and CPU is not aware of which instructions are part of the VM or part of the application. Several options may be considered here.

Checked store instructions

The AVR's instruction set contains several blocks of unused opcodes [60]. There is enough space to add checked versions of the 'store indirect with displacement' instruction through register **Z**, which we use to access the heap. When a store happens using these checked versions, the CPU does the bounds checks, while stores using the unchecked versions can still write to anywhere in memory.

Our VM could then use these checked versions when generating code for PUTFIELD and PUTARRAY to implement R-4 at no run-time cost, and use the unchecked versions for stores that are known to be safe at translation time, such as PUTSTATIC. This would also be useful for native code approaches like Harbor, which normally verifies writes to

memory are guarded by a check similar to ours. Instead it may now allow direct stores as well, as long as the checked store instructions are used, and avoid the run-time overhead in these cases.

However, using the majority of the currently unused opcodes for this feature may be too high a price to pay.

Protected mode

Alternatively, we may add a status bit to the CPU to indicate a protected mode, and use only two unused opcodes for instructions to set or clear this protected mode bit. When the CPU is in protected mode, all stores are required to fall within the heap bounds, while in unprotected mode the entire address range is accessible.

Instead emitting a call to heapcheck, our VM may now protect the stores for PUT–FIELD and PUTARRAY by setting and unsetting the protected mode bit. Since these instructions should only take a single cycle, this would reduce the cost of such checks from 22 to just 2 cycles. Similar to the previous case, native code approaches can also benefit by allowing both writes to memory through the existing guard methods, as well as direct stores preceded by the instruction to turn on protected mode.

Chapter 7

Evaluation

This dissertation presents a number of techniques to make sensor node virtual machines safe, and improve their performance, staying within the constraints set out in Section 4.1. This chapter evaluates how CapeVM meets these goals by measuring its performance and code size overhead for a number of different benchmarks.

First, Section 7.1 will describe our experimental setup, the benchmarks used, and where the source code for these benchmarks was obtained.

Next, Section 7.2 will use our largest benchmark to examine the effect of the lack of optimisations done by the standard <code>javac</code> compiler, and the manual optimisations we do on the Java source that in a future version should be done by an optimising compiler/infuser.

Sections 7.3 and 7.4 evaluate the result of our optimisations to the AOT translation process on performance and code size respectively.

Section 7.6 evaluates the cost of method invocation and the effect of our lightweight method calls.

The cost of adding safety checks is examined in Section 7.7.

Platform independence is one of the main reasons to use a VM. While we only implement our approach for the Atmel AVR platform, Section 7.8 presents measurements that give an indication of the expected performance on other sensor node platforms.

Finally, in Section 7.9 we discuss the limitations and cost of using a VM, and describe some known hard cases our VM currently does not handle as well.

7.1 Benchmarks and experimental setup

This section describes our experimental setup, and the benchmarks used to evaluate our approach. We describe how the source code for each benchmark was obtained, and describe any relevant details in their implementation.

We use a set of twelve different benchmarks to measure the effect of our optimisations, shown in Table 7.1

This mix of benchmarks was chosen for several reasons. A number of benchmarks, bubble sort, binary search, MD5, FFT, and Outlier detection were chosen because they are used in various related work, enabling us to compare CapeVM to their results.

The first nine or our benchmarks, up to *RC5* are all small benchmarks consisting of one or two functions that process an array of data. Processing arrays of data is common to many sensor node application, and likely to be performance sensitive. While the actual processing done may not be typical for sensor network (although the *MoteTrack* benchmark does do a bubble sort), the small size of these benchmarks make them useful to highlights specific behaviours that would be lost in the averages of a larger benchmark.

The *CoreMark* benchmark is a standard benchmark to measure embedded CPU performance, containing many different methods, enabling us to evaluate the effect of method calls. Since it mixes several kinds of processing, specifically linked list processing, a state machine, and matrix operations, it is a good example of the expected average behaviour, although code focussing on a very specific task may perform differently.

Finally, the *MoteTrack*, *heat detection*, and *LEC* benchmarks are all examples of code that was specifically developed for sensor nodes, and *FFT* and *Outlier detection* examples of signal processing operations, which is a common task for sensor nodes.

7.1.1 Implementation details

To make sure our results can be reproduced, we describe the implementation of our benchmarks in this section. For most benchmarks a C version is available in the sources mentioned in Table 7.1. The sources for *heat detection*, *LEC* and *outlier detection* are not available online, but are listed in the appendices.

The *bubble sort*, *heap sort*, *FFT*, *binary search*, and *outlier detection* benchmarks could all be implemented for different data sizes. The effect on the resulting performance is discussed in section 7.8. In the rest of this evaluations we used a 16-bit data size. This is large enough for many tasks, for example many analog-to-digital converters output a value that fits in 16 bits, while the memory constraints of sensor nodes mean developers will often be reluctant to use 32-bit variables where 16 bits are sufficient.

Except where listed below, we translate these C sources directly to Java, keeping both implementations as close as possible, and manually optimise the code as described in Section 5.2. These optimisations did not affect the performance of the C version significantly, indicating avr-qcc already does similar transformations on the original code.

There are cases where a developer who is aware of the performance characteristics of the VM may choose a different approach than the one used in the C version when developing a Java implementation directly. We discuss some of the issues when translating C to Java for the *CoreMark* benchmark in Section 7.2.2, including two choices that would have lead to better performance. However, in most cases we follow the C version as closely as possible to avoid bias by optimising specifically for our VM. We take a bit more liberty for the *MoteTrack* and *heat detection* benchmarks, since these could not be directly translated.

Our benchmarks expose some limitations of using a VM instead of native code, which are common to most sensor nodes VMs. Specifically, the lack of support for constant data, high memory overhead for code containing many small objects, and high performance overhead for allocating temporary objects. These are discussed in more detail in Chapter 8, where we also suggest options to solve these limitations. In this section we describe the cases where they forced us to deviate from our preferred direct C to Java mapping.

MoteTrack

The *MoteTrack* application uses received signal strength (RSSI) measurements from a number of beacon nodes to do indoor localisation. It contains a small database of reference RSSI signatures, which is stored as a constant array in flash memory for the C version.

When implemented as an array in Java, this becomes too large to fit in memory, which forces us to implement the method that reads from this database as a native C method that reads from flash memory instead. This means our benchmark is no longer platform independent.

The constant data stored in this database is a structure of many small struct in an array in C. The memory overhead when translating this directly to Java was too high to run the application, forcing us to make two more modifications. First, the original source has the option to list RSSI signatures at different transmission powers, but the authors note this may not always improve results. The original C code only uses a single transmission power, which results in arrays of a single element that get optimised away at compile time. We replaces these arrays in the Java version with simple variables. Second, we flattened a two element array with RSSI values for different channels into two separated variables to eliminate the overhead for allocating too many small arrays.

These changes do not affect the results of the current version of the code, but we note that while it would be possible to use multiple transmission powers or more channels in the C version, this would require too much memory for the Java version. Thus, while our Java implementation of *MoteTrack* does execute the same algorithm as the C version, we were force to modify its implementation significantly, which clearly highlights some of the weaknesses of current sensor node VMs.

Heat detection

The *heat detection* application is adapted from code used by a different project in our group for Raspberry Pi devices equiped with an 8x8 heat sensor to track persons or a fire hazard.

It contains two phases: first the heat sensor is calibrated with no heat sources in view to determine the average and standard deviation of the sensor readings. In the next phase the algorithm tracks the position of a person moving within the field of view of the sensor, and detects extreme temperatures that may indicate a fire. We list both phases separately in the evaluation.

We modified the calibration phase to allow it to run on the more resource-constrained sensor node, but the resulting calibration data is identical. The code for the detection phase was copied directly from the source used on the Raspberry Pi, only modified to avoid repeatedly allocating temporary objects as described in Section 8.8.

Our implementation reads sensor measurements from a table in flash memory using a native call, similar to *MoteTrack*'s RSSI database. In this case however, we argue this does not mean the application is no longer platform independent since this is only done to allow to be able to run the benchmark in a simulator. A real version would use some library call to read from a sensor.

LEC compression

The LEC algorithm is described in detailed pseudo code in [59]. Our implementation follows this pseudo code as closely as possible, and is listed in Appendix A. The input is a set of 256 16-bit ECG measurements downloaded from PhysioNet [66].

FFT

Both 8-bit and 16-bit versions of the fix_fft.c exist. In the main evaluation we use the 16-bit version taken from the Harbor source code [87].

Both versions contain a table of precalculated sine wave values. For the 8-bit version this is a 256 element byte array, which we implemented in Java. For the 16-bit version, the array is a 1024 element array of shorts, which fits in memory, but the JVM code to initialise it becomes too large for flash memory, again highlighting the problem current sensor node VMs have with constant data. The 16-bit version uses a native C call prior to starting the benchmark to initialise the array directly from flash memory.

Outlier detection

We implemented the outlier detection algorithm as described in [45]:

"The outlier detector samples a set of sensor values and stores them in a buffer.

Once the buffer is filled, it computes the distance between all pairs of samples

in the buffer and stores the result in a matrix. Using a distance threshold, the algorithm marks the distance measurements in the matrix that are greater than the threshold. If the majority of the distance measurements for a sensor readings are marked, then the sensor reading is classified as an outlier."

Note that there is in fact no reason to store the distances in a matrix, and having to allocate this matrix limits us to only short arrays of input data. The same result can be calculated directly, without the distance matrix, by examining the samples one at a time, and simply counting the number of other samples with a distance higher than the threshold.

However, since we will use this benchmark to compare our approach to Harbor, we implemented it as described in the paper.

7.1.2 Experimental setup

For each benchmark we implemented both a C and a Java version. We compile these using javac version 1.8.0, ProGuard 5.2.1, and avr-gcc version 4.9.1. The C benchmarks are compiled at optimisation level -O3, the rest of the VM at -Os.

We manually examined the compiled code produced by avr-gcc. While we identified some points where more efficient code could have been generated, except for the lack of some constant shift optimisations discussed in Section 5.3.5, this did not affect performance by more than a few percent. This leads us to believe avr-gcc is a fair benchmark to compare to.

We run our VM in the cycle-accurate Avrora simulator [85], emulating an ATmega128 processor. We modified Avrora to emit traces of the AOT translation process and of the run-time performance. During AOT translation, our compiler writes to a specific memory address monitored by Avrora to inform it of each step in the process. When running both the C and AOT compiled benchmarks, Avrora tracks the number of cycles spent in each instruction. These traces, combined with debug output from Darjeeling's infuser and disassembled native code allow us to get a detailed view of the performance on a per-instruction basis.

Our main measurement for both code size and performance is the overhead compared

to optimised native C. To compare different benchmarks, we normalise this overhead to a percentage of the number of bytes or cpu cycles used by the native implementation: a 100% overhead means the AOT compiled version takes twice as long to run, or twice as many bytes to store. The exact results can vary depending on factors such as which benchmarks are chosen, the input data, etc., but the general trends are all quite stable.

7.2 CoreMark

Next, we will examine the *CoreMark* benchmark. *CoreMark* was developed by the Embedded Microprocessor Benchmark Consortium as a general benchmark for embedded CPUs. It consists of three main parts:

- matrix multiplication
- a state machine
- linked list processing

As mentioned before, we kept the Java versions as close to the original C code as possible. Since *CoreMark* is our largest benchmark, we will use it to discuss some of the challenges when translating its C code to Java.

The biggest complication is that *CoreMark* makes extensive use of pointers, which do not exist in Java. In cases where a pointer to a simple variable is passed to a function, we simply wrap it in a wrapper object. A more complicated case is the core_list_mergesort function, which takes a function pointer parameter cmp used to compare list elements. Two different implementations exists, cmp_idx and cmp_complex. Here we choose the most canonical way to do this in Java, which is to define an interface and pass an object with the right to implementation to core_list_mergesort.

The C version of the linked list benchmark takes a block of memory and constructs a linked list inside it by and treating it as a collection of list_head and list_data structs, shown in Listing 9. One way to mimic this as closely as possible is to use an array of shorts of equal size to the memory block used in the C version, and use indexes into this array instead of pointers. However this leads to quite messy code.

Instead we choose the more natural Java approach and define two classes to match the structs in C and create instances of these to initialise the list. This is also the faster option because accessing fields is faster than array access. The trade-off is memory consumption, since each object has its own heap header.

```
typedef struct list_data_s {
                                                  public static final class ListData {
2
       ee_s16 data16;
                                                     public short data16;
       ee_s16 idx;
3
                                                      public short idx;
   } list_data;
   typedef struct list_head_s {
                                                  public static final class ListHead {
       struct list head s *next;
                                                      ListHead next;
       struct list_data_s *info;
                                                      ListData info:
   } list_head;
```

Listing 9: C and Java version of the CoreMark list data structures

7.2.1 Manual optimisations

After translating the C code to Java, we only do 'fair' manual optimisations that we believe a future optimising infuser could easily do automatically. Since *CoreMark* is our most comprehensive benchmark, we use it to evaluate the effect of these manual optimisations.

Table 7.2 shows the slowdown over the native C version, broken down into *Core-Mark*'s three main components. The baseline version, using the original Java code and without using any of our optimisations, is 809% slower than native C. Even after applying all our other optimisations, the best we can achieve with the original code is a 328% slowdown, proving the importance of a better optimising infuser.

Next we apply our manual optimisations to the Java source code, as described in Section 5.2, and add a small extra optimisation to crcu8 which can be easily reorganised to reduce branch overhead.

The effect depends greatly on the characteristics of the code. The matrix part of the benchmark benefits most from using short array indexes, the state machine frequently calls a small method and benefits greatly from inlining it, etc. Combined these optimisations reduce the overhead for the whole benchmark from 328% to 99%.

We also applied all these optimisations to the native C version to ensure a fair comparison, but the difference in performance was negligible. In the rest of the evaluation, all the results presented are for the manually optimised code.

7.2.2 'Unfair' optimisations

After these optimisations, *CoreMark* is still one of the slower benchmarks. We can improve performance further if we relax our constraint of only doing optimisations that a compiler could do automatically without changing the code significantly.

In Table 7.2 we see that in the native version, over half of the time is spent in the matrix part of the benchmark, but for the final Java version we see all three parts are much closer together. The state machine and linked list processing both suffer from a much larger slowdown than the matrix part, which by itself would be the third fastest of all our benchmarks.

One of the reasons for the slow performance of the state machine is that it creates two arrays of 8 ints, and an little wrapper object for a short to mimic a C pointer. Allocating memory on the Java heap is much more expensive than it is for a local C variable. For the linked list part the biggest source of overhead is in the virtual method call to the compare objects in core_list_mergesort that we use instead of a function pointer. Virtual methods cannot be made lightweight.

This is the best we can do when we strictly translate the C to Java code, and only do optimisations that could be done automatically. If we relax this constraint, we can remove these two sources of overhead as well: we can avoid having to repeatedly create the small arrays and objects in the state machine, by creating them once at the beginning of the benchmark and passing them down to the methods that need them. This significantly speeds up the state machine, although the list processing part incurs a small extra overhead because it needs to pass these temporary arrays and objects to the state machine.

The virtual call to the comparer objects in the list benchmark is the most natural implementation this in Java, but given that we know there are only two implementations, we can make both compare methods static and pass a boolean to select which one to call instead of the comparer object. This saves the virtual method call, and allows ProGuard to inline the methods since they are only called from a single location.

Combined this improves the performance of *CoreMark* to only 61% overhead over native C, right in the middle of the spectrum of the other benchmarks. However, it is not

a completely fair comparison since code is now different than the original *CoreMark*, although a developer writing this code in Java from the start may have made similar choices.

Either way, similar to *MoteTrack*, *heat detection* and *FFT* in the previous section, these results point at some weaknesses of Java when used as an embedded VM. The lack of cheap function pointers, or a way of allocating small local objects or arrays in a method's stack frame means there will be a significant overhead in situations where the optimisations we used here cannot be applied. We discuss some options to reduce the cost of such temporary objects in future VMs in Section 8.8.

Neither of these two optimisations were used in the rest of the evaluation.

Table 7.1: Benchmarks used in the evaluation

| Benchmark | Source and input data | Size | Typical sensor node code | Used as a benchmark in |
|-------------------|--|------------------|--------------------------|------------------------|
| Bubble sort | Darjeeling sources [12] <i>Input:</i> 256 16-bit numbers sorted in reverse order, as in the original source. | single function | no | [13, 22] |
| Heap sort | Standard heap sort taken from [3] <i>Input</i> : 256 16-bit numbers sorted in reverse order. | two functions | no | |
| Binary search | TakaTuka sources [6] Input: worst case (not found) search in 100 16-bit values, as in [22]. | single function | no | [22] |
| XXTEA | Wheeler and Needham [95] <i>Input:</i> 32 32-bit numbers. Contents do not affect performance. | single function | no | |
| MD5 | Darjeeling sources [12] <i>Input:</i> the string 'message digest' as in the original source. | single function | no | [13, 22] |
| RC5 | LibTomCrypt [80] Input: first test case in libtomcrypt sources (64 bit) | single function | no | |
| FFT | fixed point FFT using the widespread fix_fft.c [87] Input: 64 8-bit or 16-bit numbers. Contents do not affect performance. | single function | yes | [45] |
| Outlier detection | our implementation of the algorithm described in [45] Input: 20 16-bit values increasing from 0 to 19, with outliers of 1000 and -1000 at index 2 and 11. | single function | yes | [45] |
| LEC | our implementation of the compression algorithm described in [59] <i>Input:</i> 256 16-bit ECG measurements downloaded from PhysioNet [66]. | single function | yes | |
| CoreMark 1.0 | EEMBC [83] Input: defined in CoreMark source. | full application | no | |
| MoteTrack | Lorincz [56, 55] Input: defined in MoteTrack source. | full application | yes | |
| Heat detection | adapted from code used in our group to track objects using an 8x8 pixel heat sensor | full application | yes | |
| | <i>Input</i> : 101 frames of 8x8 16-bit values for calibration, 30 frames for detection. | | | |

Table 7.2: Effect of manual source optimisation on the CoreMark benchmark

| | list time ^a | vs nat. C | matrix time ^a | vs nat. C | state time ^a | vs nat. C | total time ^a | vs nat. C |
|---|---------------------------|-----------|-----------------------------|-----------|----------------------------|-----------|----------------------------|-----------|
| native C | 17.9 | | 49.2 | | 18.0 | | 85.1 | |
| baseline | 124.3 | (+594%) | 361.3 | (+634%) | 288.8 | (+1504%) | 775.0 | (+811%) |
| optimised, using original source | 55.9 | (+212%) | 232.0 | (+372%) | 75.7 | (+321%) | 363.8 | (+327%) |
| manually inline small methods | 0.0 | (0%) | -37.1 | (-75%) | -16.7 | (-93%) | -53.8 | (-63%) |
| use short array index variables | 0.0 | (0%) | -104.7 | (-213%) | 0.0 | (0%) | -104.7 | (-123%) |
| avoid recalculating expressions in a loop | 0.0 | (0%) | -7.5 | (-15%) | 0.0 | (0%) | -7.5 | (-9%) |
| reduce array and object access | 0.0 | (0%) | -18.1 | (-37%) | -2.4 | (-13%) | -20.5 | (-24%) |
| reduce branch cost in crcu8 | -4.0 | (-22%) | -0.5 | (-1%) | -3.5 | (-19%) | -8.0 | (-9%) |
| using optimised source | 51.9 | (+190%) | 64.1 | (+30%) | 53.1 | (+195%) | 169.3 | (+99%) |
| (unfair) avoid creating objects | 0.8 | (+4%) | 0 | (0%) | -10.4 | (-58%) | -9.6 | (-11%) |
| (unfair) avoid virtual calls | -22.8 | (-127%) | 0 | (0%) | 0 | (0%) | -22.8 | (-27%) |
| after 'unfair' optimisations | 29.9 | (+67%) | 64.1 | (+30%) | 42.7 | (+137%) | 136.9 | (+61%) |

^a in millions of cycles

Table 7.3: Performance data per benchmark

| | B.sort | H.sort | Bin.Search | XXTEA | MD5 | RC5 | FFT | Outlier | LEC | CoreMark | MoteTrack | HeatCalib | HeatDetect | average |
|--------------------|---------|----------|-------------|------------|-----------|---------|-------|---------|-------|----------|-----------|-----------|------------|---------|
| EXECUTED JVM IN | NSTRUC' | ΓΙΟNS (% | 6) | | | | | | | | | | | |
| Load/Store | 79.8 | 71.7 | 58.1 | 44.9 | 43.3 | 41.1 | 61.1 | 69.0 | 59.9 | 54.2 | 70.3 | 51.8 | 47.8 | 57.9 |
| Constant load | 0.2 | 8.1 | 11.0 | 12.5 | 19.1 | 17.6 | 6.4 | 0.6 | 7.8 | 10.0 | 5.4 | 10.1 | 17.3 | 9.7 |
| Processing | 8.0 | 7.8 | 14.8 | 32.4 | 28.9 | 36.6 | 18.0 | 13.0 | 12.6 | 14.0 | 5.9 | 17.9 | 11.1 | 17.0 |
| math | 8.0 | 5.5 | 10.3 | 10.1 | 12.5 | 10.7 | 11.6 | 13.0 | 7.0 | 8.2 | 5.9 | 3.7 | 9.9 | 9.0 |
| bit shift | 0.0 | 2.2 | 4.5 | 8.1 | 5.4 | 8.0 | 6.1 | 0.0 | 3.8 | 2.2 | 0.0 | 8.5 | 1.2 | 3.8 |
| bit logic | 0.0 | 0.0 | 0.0 | 14.2 | 11.0 | 17.9 | 0.3 | 0.0 | 1.8 | 3.6 | 0.0 | 5.7 | 0.0 | 4.2 |
| Branches | 12.0 | 10.9 | 15.5 | 4.0 | 5.8 | 2.3 | 5.1 | 17.4 | 10.4 | 15.9 | 13.6 | 14.7 | 19.9 | 11.3 |
| Invoke | 0.0 | 0.5 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.4 | 0.9 | 0.3 | 0.0 | 0.2 |
| Others | 0.0 | 1.0 | 0.6 | 0.2 | 2.5 | 2.4 | 9.4 | 0.0 | 7.0 | 4.3 | 2.2 | 4.2 | 3.9 | 2.9 |
| Total | 100.0 | 100.0 | 100.0 | 100.0 | 100.0 | 100.0 | 100.0 | 100.0 | 100.0 | 100.0 | 100.0 | 100.0 | 100.0 | 100.0 |
| STACK (bytes) | | | | | | | | | | | | | | |
| Max. stack | 6 | 8 | 4 | 24 | 20 | 14 | 10 | 6 | 18 | 16 | 12 | 22 | 16 | 13.5 |
| Avg. stack | 2.08 | 2.37 | 2.14 | 011.76 | 6.30 | 6.77 | 3.36 | 1.89 | 2.74 | 3.15 | 2.19 | 4.83 | 3.06 | 4.0 |
| PERFORMANCE O | VERHEA | D BEFO | RE OPTIMISA | ATIONS (% | of nat. | C) | | | | | | | | |
| Total | 663.9 | 496.3 | 475.8 | 250.4 | 226.4 | 124.3 | 122.8 | 492.5 | 278.6 | 350.3 | 403.5 | 181.7 | 202.2 | 328.4 |
| push/pop | 266.9 | 203.6 | 202.2 | 166.4 | 105.3 | 61.9 | 57.2 | 205.5 | 109.8 | 125.6 | 145.5 | 81.3 | 78.4 | 139. |
| load/store | 240.3 | 183.0 | 191.0 | 42.5 | 43.9 | 28.5 | 25.2 | 190.4 | 115.4 | 91.3 | 173.2 | 68.5 | 43.5 | 110. |
| mov(w) | 23.3 | 14.1 | 4.5 | 3.9 | 2.6 | -1.2 | 4.2 | 8.0 | 5.7 | 5.2 | 16.3 | -3.1 | 9.5 | 7. |
| other | 133.5 | 95.5 | 78.1 | 37.7 | 74.6 | 35.1 | 36.2 | 88.8 | 46.6 | 103.6 | 55.0 | 35.0 | 66.5 | 68. |
| vm | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | -0.1 | 1.1 | 24.7 | 13.4 | 0.0 | 4.4 | 3. |
| PERFORMANCE O | VERHEA | D REDU | CTION PER | OPTIMISA | TION (% | of nat. | C) | | | | | | | |
| Impr. peephole | -233.5 | -157.7 | -149.4 | -60.3 | -48.2 | -23.1 | -36.5 | -186.9 | -57.8 | -58.3 | -61.1 | -35.2 | -54.5 | -89. |
| Stack caching | -40.0 | -56.0 | -57.3 | -98.4 | -58.0 | -39.8 | -16.2 | -27.8 | -68.3 | -42.1 | -62.5 | -42.2 | -24.8 | -48. |
| Pop. val. caching | -133.1 | -93.3 | -67.4 | -6.8 | -12.9 | -8.8 | -10.7 | -51.0 | -28.8 | -26.0 | -48.3 | -15.5 | -11.6 | -39. |
| Mark loops | -102.9 | -51.5 | -85.4 | +5.0 | -10.9 | -8.0 | -7.9 | -114.9 | -18.0 | -40.0 | -55.6 | -39.4 | -24.2 | -42. |
| Const shift | 0.0 | -14.5 | -35.4 | -18.4 | -45.2 | -20.9 | -3.8 | 0.0 | -9.6 | -10.2 | 0.0 | -17.2 | -4.1 | -13. |
| 16-bit array index | -53.2 | -34.8 | -15.7 | -13.9 | -5.5 | -4.2 | -2.8 | -36.2 | -9.6 | -39.0 | -19.7 | -1.7 | -9.6 | -18. |
| SIMUL | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | -27.2 | 0.0 | 0.0 | -36.6 | 0.0 | 0.0 | 0.0 | -4. |
| PERFORMANCE O | VERHEA | D AFTE | R OPTIMISAT | ΓΙΟΝS (% α | of nat. C |) | | | | | | | | |
| Total | 101.2 | 88.5 | 65.2 | 57.6 | 45.7 | 19.5 | 17.7 | 75.7 | 86.5 | 98.1 | 156.3 | 30.5 | 73.4 | 70. |
| push/pop | 0.0 | -2.8 | 0.0 | 37.4 | 0.1 | 2.9 | 2.0 | -0.2 | -13.7 | 4.4 | 20.4 | 5.6 | 2.0 | 4. |
| load/store | 1.0 | 29.3 | 27.0 | -2.3 | 20.3 | 4.3 | 2.4 | 4.5 | 57.9 | 17.6 | 72.0 | 2.7 | 14.5 | 19. |
| mov(w) | 10.0 | 9.4 | 11.8 | 5.6 | 1.5 | 0.1 | 2.9 | 6.8 | 7.9 | 9.7 | 14.9 | 5.1 | 3.8 | 6. |
| other | 90.2 | 52.5 | 26.4 | 16.9 | 23.8 | 12.2 | 10.4 | 64.7 | 33.2 | 41.8 | 35.7 | 17.0 | 48.7 | 36. |
| vm | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | -0.1 | 1.1 | 24.7 | 13.2 | 0.0 | 4.4 | 3. |
| | B.sort | H.sort | Bin.Search | XXTEA | MD5 | RC5 | FFT | Outlier | LEC | CoreMark | MoteTrack | HeatCalib | HeatDetect | averag |

7.3 AOT translation: performance

Next we will look at the effect of our optimisations to the baseline AOT translation approach, for all our benchmarks.

The trace data produced by Avrora gives us a detailed view into the run-time performance and the different types of overhead. We count the number of bytes and cycles spent on each native instruction for both the native C and our AOT compiled version, and group them into 4 categories that roughly match the types of AOT translation overhead discussed in Section 5.1.2:

- PUSH,POP: Matches the type 1 push/pop overhead since native code uses almost no push/pop instructions.
- LD,LDD,ST,STD: Matches the type 2 load/store overhead and directly shows the amount of memory traffic.
- MOV,MOVW: For moves the picture is less clear since the AOT compiler emits them
 for various reasons. Before we introduce stack caching, it emits moves to replace
 push/pop pairs, and after the mark loops to save a pinned value when it is popped
 destructively.
- others: the total overhead, minus the previous three categories. This roughly matches the type 3 overhead.

We define the overhead from each category as the number of bytes or cycles spent in the AOT version, minus the number spent by the native version for that category, and again normalise this to the *total* number of bytes or cycles spent in the native C version. The detailed results for each benchmark and type of overhead are shown in tables 7.3 and 7.4. In addition, Table 7.3 also lists the time spent in the VM on method calls.

In Figure 7.1 we see how our optimisations combine to reduce performance overhead. We take the average of all benchmarks, and show both the total overhead, and the overhead for each instruction category. Figure 7.2 shows the total overhead for each individual




Figure 7.1: Performance overhead per category




Figure 7.2: Performance overhead per benchmark

benchmark. We start with the original AOT approach with only the simple peephole optimiser, and then incrementally add each of our optimisations. The lightweight method call optimisation is already included in these results. We will examine its effect separately in Section 7.6.

Using the simple optimiser, the types 1, 2 and 3 overhead are all significant, at 136%, 107%, and 70% respectively. The basic approach does not have many reasons to emit a move, so we see that in some cases the AOT version actually spends fewer cycles on move instructions than the C version, resulting in small negative values. When we improve the peephole optimiser to include non-consecutive push/pop pairs, push/pop overhead drops by 99.4% (of native C performance), but if the push and pop target different registers, they are replaced by a move instruction, and we see an increase of 11.5% in move overhead.

For a 16-bit value this takes 1 cycle (for a MOVW instruction), instead of 8 cycles for two pushes and two pops. The increase in moves shows most of the extra cases that are handled by the improved optimiser are replaced by a move instead of eliminated, since the 11.5% extra move overhead matches a 92% reduction in push/pop overhead.

Next we introduce stack caching to utilise all available registers and eliminate most of the push/pop instructions that cannot be handled by the improved optimiser. As a result the push/pop overhead drops to nearly 0, and so does the move overhead since most of the moves introduced by the peephole optimiser, are also unnecessary when using stack caching.

Having eliminated the type 1 overhead almost completely, we now add popped value caching to remove a large number of the unnecessary load instructions. This reduces the memory traffic significantly, as is clear from the reduced load/store overhead, while the other types remain stable. Adding the mark loops optimisation further reduces loads, and this time also stores, by pinning common variables to a register. But it uses slightly more move instructions, and the fact that we have fewer registers available for stack caching means we have to spill stack values to memory more often. While we save 50.8% on loads and stores, the push/pop and move overhead increase by 4.5% and 5.7% respectively.

Most of the push/pop and load/store overhead has now been eliminated and the type 3 overhead, unaffected by these optimisations, has become the most significant source of overhead. This type has many different causes, but we can eliminate part of it with our three instruction set optimisations. These optimisations, especially the 16-bit array index, also reduce register pressure, so we also see slight decreases in the other overhead types, although this is minimal in comparison. The *CoreMark* and *FFT* benchmarks are the only ones to do 16-bit to 32-bit multiplication, so the average performance improvement for SIMUL is small, but Table 7.3 shows it is significant for these two benchmarks.

Combined, these optimisations reduce performance overhead from 320% to 71% of native C performance.

Table 7.4: Code size data per benchmark

| | B.sort | H.sort | Bin.Search | XXTEA | MD5 | RC5 | FFT | Outlier | LEC | CoreMark | MoteTrack | HeatCalib | HeatDetect | average |
|--------------------|---------|---------|-------------|-------------|----------|--------|-------|---------|-------|----------|-----------|-----------|------------|---------|
| CODE SIZE (BYTE | S) | | | | | | | | | | | | | |
| JVM | 74 | 136 | 83 | 379 | 2983 | 453 | 441 | 287 | 338 | 2656 | 2563 | 311 | 2733 | |
| Native C | 118 | 298 | 146 | 1442 | 9458 | 910 | 1292 | 380 | 560 | 6128 | 3906 | 1944 | 5294 | |
| AOT original | 418 | 1000 | 412 | 3792 | 29502 | 4090 | 2576 | 1402 | 1666 | 13622 | 12724 | 2474 | 17972 | |
| AOT optimised | 258 | 596 | 310 | 2236 | 14654 | 2018 | 1324 | 800 | 1074 | 9182 | 8478 | 1610 | 10994 | |
| CODE SIZE OVERI | HEAD BE | EFORE O | PTIMISATIO | NS (% of n | at. C) | | | | | | | | | |
| Total | 254.2 | 235.6 | 182.2 | 163.0 | 211.9 | 349.5 | 99.4 | 268.9 | 197.5 | 122.3 | 225.8 | 27.3 | 239.5 | 198.2 |
| push/pop | 71.2 | 85.9 | 60.3 | 103.7 | 133.3 | 165.3 | 52.6 | 86.3 | 67.9 | 56.8 | 74.6 | 35.0 | 95.1 | 83.7 |
| load/store | 88.1 | 79.2 | 74.0 | 28.4 | 56.7 | 67.9 | 19.7 | 101.1 | 75.4 | 44.7 | 69.9 | 23.5 | 56.4 | 60.4 |
| mov(w) | 10.2 | 8.1 | 4.1 | 2.6 | -1.0 | 2.2 | 4.3 | 4.7 | 6.8 | -3.7 | 19.0 | -14.5 | 15.1 | 4.5 |
| other | 84.7 | 62.4 | 43.8 | 28.2 | 22.9 | 114.1 | 22.8 | 76.8 | 47.5 | 24.5 | 62.2 | -16.7 | 72.8 | 49.7 |
| CODE SIZE OVERI | HEAD RE | EDUCTIO | ON PER OPTI | MISATION | (% of na | ıt. C) | | | | | | | | |
| Impr. peephole | -67.8 | -53.0 | -45.2 | -38.3 | -49.4 | -62.5 | -32.2 | -77.8 | -36.1 | -24.4 | -28.2 | -13.7 | -51.0 | -44.5 |
| Stack caching | -25.4 | -28.9 | -24.7 | -59.4 | -85.4 | -111.2 | -20.9 | -30.6 | -40.3 | -26.7 | -26.9 | -16.3 | -43.4 | -41.6 |
| Pop. val. caching | -16.9 | -37.6 | -6.8 | -6.2 | -18.7 | -18.7 | -13.5 | -5.2 | -19.3 | -11.1 | -28.4 | -8.1 | -20.0 | -16.2 |
| Mark loops | +1.7 | +10.1 | +21.9 | +5.9 | -1.2 | -2.6 | -4.2 | -16.4 | +2.5 | +1.7 | -8.6 | -2.5 | -6.0 | +0.2 |
| Const shift | 0.0 | -3.4 | -6.9 | +1.7 | +2.8 | -16.0 | -4.6 | -2.6 | -1.8 | -1.1 | 0.0 | -1.7 | -0.7 | -2.6 |
| 16-bit array index | -27.2 | -22.8 | -8.2 | -11.6 | -5.1 | -16.7 | -11.6 | -25.8 | -10.7 | -7.4 | -16.6 | -2.2 | -10.7 | -13.6 |
| SIMUL | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | -9.9 | 0.0 | 0.0 | -3.5 | 0.0 | 0.0 | 0.0 | -1.1 |
| CODE SIZE OVERI | HEAD AI | TER OP | TIMISATION | S (% of nat | . C) | | | | | | | | | |
| Total | 118.6 | 100.0 | 112.3 | 55.1 | 54.9 | 121.8 | 2.5 | 110.5 | 91.8 | 49.8 | 117.1 | -17.2 | 107.7 | 78.8 |
| push/pop | 23.7 | 16.1 | 27.4 | 13.3 | 0.0 | 6.2 | 1.9 | -2.1 | -3.6 | 4.8 | 16.3 | 3.9 | 0.2 | 8.3 |
| load/store | 33.9 | 41.6 | 49.3 | 14.8 | 37.2 | 25.3 | -2.6 | 57.9 | 46.8 | 28.2 | 40.9 | 8.0 | 37.2 | 32.2 |
| mov(w) | 1.7 | 6.7 | 6.8 | 2.5 | -2.4 | 11.9 | -0.8 | 1.1 | 8.2 | -0.6 | 15.4 | -10.7 | 15.0 | 4.2 |
| other | 59.3 | 35.6 | 28.8 | 24.4 | 20.1 | 78.5 | 4.0 | 53.7 | 40.4 | 17.5 | 44.5 | -18.4 | 55.2 | 34.1 |
| | B.sort | H.sort | Bin.Search | XXTEA | MD5 | RC5 | FFT | Outlier | LEC | CoreMark | MoteTrack | HeatCalib | HeatDetect | average |




Figure 7.3: Code size overhead per category

7.4 AOT translation: code size

Next we examine the effects of our optimisations on code size. Two factors are important here: the size of the VM itself and the size of the code it generates.

The size overhead for the generated code is shown in figures 7.3 and 7.4, again split up per instruction category and benchmark respectively. For the first three optimisations, the two graphs follow a similar pattern as the performance graphs. These optimisations eliminate the need to emit certain instructions, which reduces code size and improves performance at the same time.

The mark loops optimisation moves loads and stores for pinned variables outside of the loop. This reduces performance overhead by 41%, but the effect on code size varies per benchmark: some are slightly smaller, others slightly larger.

For each value that is live at the beginning of the loop, we need to emit the load before the mark loop block, so in terms of code size we only benefit if it is loaded more than once, and may actually lose some if it is then popped destructively, since we would need to emit a mov. Stores follow a similar argument. Also, for small methods the extra registers used may mean we have to save more call-saved registers in the method prologue. Finally, we get the performance advantage for each run-time iteration, but the effect on code size, whether positive or negative, only once.

The constant shift optimisation unrolls the loop that is normally generated for bit shifts.




Figure 7.4: Code size overhead per benchmark

This significantly improves performance, but the effect on the code size depends on the number of bits to shift by. The constant load and loop take at least 5 instructions. In most cases the unrolled shifts will be smaller, but *MD5* and *XXTEA* show a small increase in code size since they contains shifts by a large number of bits.

Using 16-bit array indexes also reduces code size. The benchmarks here already have the manual code optimisations, so they use short index variables. This means the infuser will emit a S2I instruction to cast them to 32-bit ints if the array access instructions expect an int index. Not having to emit those when the array access instructions expect a 16-bit index, and the reduced work the access instruction needs to do, saves about 13% code size overhead in addition to the 17% reduction in performance overhead. Using 32-bit variables in the source code also removes the need for S2I instructions, but the extra effort needed to manipulate the 32-bit index variable makes the net code size even larger.

7.4.1 VM code size and break-even point

These more complex code generation techniques do increase the size of our compiler. The first column in Table 7.5 shows the difference in code size between the AOT translator and Darjeeling's interpreter. The basic AOT approach is 6605B larger than the interpreter, and each of our optimisations adds a little to the size of the VM.

They also generate significantly smaller code. The third column shows the reduction in the generated code size compared to the baseline approach. Here we show the reduction

Table 7.5: Code size and memory consumption

| | size vs interpreter | size vs baseline | | AOT code reduction | break even | memory usage |
|----------------------|------------------------|---------------------|---------|--------------------|---------------|-----------------|
| Baseline | 6863 B | | | | | 23 B |
| Improved peephole | 7139 B | 276 B | (+276) | -14.6% | 1.9 KB | 23 B |
| Simple stack caching | 7961 B | 1098 B | (+822) | -28.2% | 3.9 KB | 34 B |
| Popped value caching | 9229 B | 2366 B | (+1268) | -33.7% | 7.0 KB | 78 B |
| Markloop | 12511 B | 5648 B | (+3282) | -33.6% | 16.8 KB | 85 B |
| Const shift | 12955 B | 6092 B | (+444) | -34.5% | 17.7 KB | 85 B |
| 16-bit array index | 12935 B | 6072 B | (-20) | -38.8% | 15.6 KB | 85 B |
| SIMUL | 13001 B | 6138 B | (+66) | -39.3% | 15.6 KB | 85 B |
| Lightweight methods | 13549 B | 6686 B | (+548) | -39.6% | 16.9 KB | 85 B |

in total size, as opposed to the overhead used elsewhere, to be able to calculate the breakeven point. Using the improved peephole optimiser adds 276 bytes to the VM, but it reduces the size of the generated code by 14.8%. If we have more than 1.9KB available to store user programmes, this reduction will outweigh the increase in VM size. Adding more complex optimisations further increases the VM size, but compared to the baseline approach, the break-even point is well within the range of memory typically available on a sensor node, peaking at at most 18.3KB.

As is often the case, there is a tradeoff between size and performance. The interpreter is smaller than each version of our AOT compiler, and Table 7.4 shows JVM bytecode is smaller than both native C and AOT compiled code, but the interpreter's performance penalty may be unacceptable in many cases. Using AOT compilation we can achieve adequate performance, but the most important drawback has been an increase in generated code size. These optimisations help to mitigate this drawback, and both improve performance, and allow us to load more code on a device.

For the smallest devices, or if we want to be able to load especially large programmes, we may decide to use only a selection of optimisations to limit the VM size and still get both a reasonable performance, and most of the code size reduction. For example, dropping the markloop and constant shift optimisations would reduce the size of the VM by 3.5KB while maintaining most of the reduction in generated code size, while performance overhead would increase to about 126%.

7.4.2 VM memory consumption

The last column in Table 7.5 shows the amount of data that needs to be kept in memory while translating a method. We would like our VM to be able to load new code while other tasks are running concurrently. Here we only list the data that the VM would need to maintain in between receiving messages with new code over the air since this indicates the amount of memory that needs to be reserved and would not be available to other tasks during this process. Of course while a message with new code is being processed, more stack memory is used, but this is freed again after a message has been processed and can be reused by other applications.

For the baseline approach we only use 23 bytes for a number of commonly used values such as a pointer to the next instruction to be compiled, the number of instructions in the method, etc. The simple stack caching approach adds a 11 byte array to store the state of each register pair we use for stack caching. Popped value caching adds two more arrays of 16-bit elements to store the value tag and age of each value. Mark loops only needs an extra 16-bit word to mark which registers are pinned, and a few other variables. Finally, the instruction set optimisations do not require any additional memory. In total, our compiler requires 85 bytes of memory during the compilation process.

7.5 Benchmark details

Next, we have a closer look at some of the benchmarks and see how the effectiveness of each optimisation depends on the characteristics of the source code. The first section of Table 7.3 shows the distribution of the JVM instructions executed in each benchmark, and both the maximum and average number of bytes on the JVM stack. We can see some important differences between the benchmarks. While the sort benchmarks on the left are almost completely load/store bounded, *XXTEA*, *RC5* and *MD5* are much more computation intensive, spending fewer instructions on loads and stores, and more on math or bitwise operations. The left three benchmarks and the *outlier detection* benchmark have only a few bytes on the stack, but as the benchmarks contain more complex expressions,

the number of values on the stack increases.

The second part of tables 7.3 and 7.4 first shows the overhead before optimisation, split up in the five instruction categories. We then list the effect of each optimisation on the total overhead. Finally we show the overhead per category after applying all optimisations.

The improved peephole optimiser and stack caching both target the push/pop overhead. Stack caching can eliminate almost all, and replaces the need for a peephole optimiser, but it is interesting to compare the two. The improved peephole optimiser does well for the simple benchmarks like sorting, *binary* search and *outlier detection*, leaving less overhead to remove for stack caching. The more computation intensive benchmarks contain more complicated expressions, which means there is more distance between a push and a pop, leaving more cases that cannot be handled by the peephole optimiser. For these benchmarks, replacing the peephole optimiser with stack caching yields a big improvement.

The benchmarks on the left spend more time on load/store instructions. This results in higher load/store overhead, and the two optimisations that target this overhead, popped value caching and mark loops, have a big impact. For the computation intensive benchmarks, the load/store overhead is much smaller, but the higher stack size means stack caching is very important for these benchmarks.

The smaller benchmarks highlight certain specific aspects of our approach, while the larger *CoreMark* benchmark covers a mix of different types of processing. As a result, it is an average case in almost every row in Table 7.3. The reason it ends up being the third slowest after all optimisations was discussed in 7.2.2. With the 'unfair' optimisations described there, *CoreMark*'s performance overhead would be 61%, very close to the average of the other benchmarks.

Bubble sort

Next we look at *bubble sort* in some more detail. After optimisation, we see most of the stack related overhead has been eliminated and of the 101.2% remaining performance overhead, most is due to other sources. For *bubble sort* there is a single, clearly identifiable source. When we examine the detailed trace output, 79.8% is due to ADD instructions, but

bubble sort hardly does any additions. This is a good example of how the simple JVM instruction set leads to less efficient code. To access an array we need to calculate the address of the indexed value, which takes one move and five additions for an array of shorts. This calculation is repeated for each access, while the C version has a much more efficient approach, using the auto-increment version of the AVR's LD and ST instructions to slide a pointer over the array. Of the remaining 101.2% overhead, 93.1% is caused by these address calculations.

HeatCalib

Looking at the code size data in Table 7.4, we see the *HeatCalib* benchmark has a negative code size overhead. This is caused by the fact that we compile the C versions using avr-gcc's -O3 optimisations, optimising for performance instead of code size. In this case, as well as for *FFT*, this caused avr-gcc to duplicate a part of code, which improves performance but at the cost of a significantly larger code size.

MoteTrack

The *MoteTrack* benchmark is by far the slowest of our benchmarks, at a 165% overhead compared to native C. *MoteTrack* stores a database of reference signatures in flash memory. In C this is a complex struct containing a number of sub-structures and fixed-sized arrays, while it becomes a collection of objects and arrays in Java, shown in 8.1.

Since the layout of the complete C structure is known at compile time, the C function to load a reference signature from its database can simply use memcpy_P to copy a block of 80 bytes from flash memory to RAM. For Java, the method to read from flash memory must follow multiple pointers to follow several indirections to find the locations to put each value. As a result, reading a single signature takes 1695 cycles in Java, and only 735 cycles in C.




Figure 7.5: XXTEA performance overhead for different number of pinned register pairs

LEC

In Section 1.2.1 we calculated that, the LEC compression algorithm, reduced the energy spent to transmit our sample ECG data by $650~\mu J$, at the expense of 246 μJ spent on CPU cycles compressing the data, when implemented in C and using the ATmega128 CPU and CC2420 radio.

A compression algorithm like LEC is a good example of an optimisation that may be part of an application loaded onto a sensor node. However, if the overhead of using a VM is too high, the cost of compression may outweight the energy saved on transmission. Table 7.3 shows that using the baseline AOT approach, the mybenchLEC benchmark has an overhead of 278.4%. Because the CPU has to stay active longer, this means compressing the data would cost $246\mu J * 3.784 = 930\mu J$, which is more than the 650 μ J saved on transmission.

After we apply our optimisations, the overhead is reduced to 86.5%, resulting in $246\mu J*$ $1.685=459\mu J$ spent on compression. While the savings are less than when we use native C to compress the data, our optimisations mean we can save on transmission costs by using LEC compression, while using the baseline AOT approach, LEC compression would have resulted in a net loss.




Figure 7.6: Per benchmark performance overhead different number of pinned register pairs

XXTEA and the mark loops optimisation

Perhaps the most interesting benchmark is *XXTEA*. Its high average stack depth means popped value caching does not have much effect: most registers are used for real stack values, leaving few chances to reuse a value that was previously popped from the stack.

When we apply the mark loops optimisation, performance actually degrades by 5%, and code size overhead increases 6%! Here we have an interesting tradeoff: if we use a register to pin a variable, accessing that variable will be cheaper, but this register will no longer be available for stack caching, so more stack values may have to be spilled to memory.

For most benchmarks the maximum of 7 register pairs to pin variables to was also the best option. At a lower average stack depth, the fewer number of registers available for stack caching is easily compensated for by the cheaper variable access. For *XXTEA* however, the cost of spilling more stack values to memory outweighs the gains of pinning more variables when too many variables are pinned. Figure 7.5 shows the overhead for *XXTEA* from the different instruction categories. When we increase the number of register pairs used to pin variables from 1 to 7, the load/store overhead steadily decreases, but the push/pop and move overhead increase. For *XXTEA*, the optimum is at 5 pinned register pairs, at which the total overhead is only 43%, instead of 58% at 7 pinned register pairs.

Interestingly, when we pin 7 pairs, the AOT version actually does fewer loads and

stores than the C compiler. Under high register pressure the C version may spill a register value to memory and later load it again, adding extra load/store instructions. When the AOT version pins too many registers, it will also need to spill values, but this adds push/pop instructions instead of loads/stores.

Figure 7.6 shows the performance for each benchmark, as the number of pinned register pairs is increased. The benchmarks stay stable or even slow down when the number pinned pairs is increased beyond 5 are the benchmarks that have a high stack depth, while the benchmarks with low stack depth such as sort, *binary search* and *outlier detection* improve significantly. It should be possible to develop a simple heuristic to allow the VM to make a better decision on the number of registers to pin. Since our current VM always pins 7 pairs, we used this as our end result and leave this heuristic to future work.

7.6 Method invocation

In this section we will examine the effect of the lightweight method, compared to inlined code and normal method calls.

Most of our smaller benchmarks consist of only a single method. ProGuard automatically inlines methods only called from a single location, eliminating all method calls in the *LEC* benchmark. We will examine the effect of lightweight methods using the *FFT*, *Heap sort*, and *CoreMark* benchmarks. *FFT* contains a single function, fix_mpy, which was inlined by the C compiler, so we manually inlined it in the Java version. *Heap sort* contains a real method call: it consist of two loops, both repeatedly calling the sift-Down method, so ProGuard doesn't inline it. Since it is called from two places, and larger than ProGuard's size threshold, it is not automatically inlined. *CoreMark* is a much more extensive benchmark, and consists of many methods.

In Table 7.6 we see the most frequently called methods of the *CoreMark*, the two methods in *FFT* and *heap sort* benchmarks, and the number of times they are called in a single run. Next, we list the way they are implemented in C. *CoreMark* only defines normal functions, which are inlined by avr-gcc in three cases. *FFT*'s fix_mpy function is marked with the inline compiler hint, which was followed by avr-gcc. Finally *heap*

Table 7.6: Methods per benchmark and relative performance for normal, lightweight invocation, and inlining

| | # calls | С | Java Base version | Java Alternative version | Java Using normal method calls |
|---|--|---|---|--|---|
| CoreMark ee_isdigit core_state_transition crcu8 crcu16 calc_func compare_idx core_list_find compare_complex crcu32 matrix_sum others (<16 calls each) | 3920 1024 584 292 220 209 206 110 64 16 39 | normal (inlined) normal normal (inlined) normal normal normal (inlined) normal normal normal normal | manually inlined lightweight lightweight lightweight normal (virtual) lightweight normal (virtual) lightweight lightweight lightweight normal | lightweight (JVM) lightweight lightweight lightweight lightweight normal (virtual) lightweight normal (virtual) lightweight lightweight lightweight normal | manually inlined normal normal normal normal normal (virtual) normal normal (virtual) normal normal |
| cycles overhead v native C code size | | | 3,373,038 98.1% 9,182 | 3,543,532 108.1% 9,228 | 4,844,211 184.5% 9,512 |
| FFT FIX_MPY cycles overhead v native C code size | 768 | marked inline | manually inlined 179,692 17.7% 1,342 | lightweight(JVM) 215,020 40.8% 1,320 | normal 661,360 333.1% 1,408 |
| heap sort SWAP siftDown cycles overhead v native C code size | 1642 383 | #define normal | manually inlined lightweight 208,239 88.5% 596 | manually inlined manually inlined 184,071 66.6% 662 | manually inlined normal 437,264 295.8% 602 |

Highlights indicate changes from the versions used to obtain the results in the previous sections.

sort uses just one extra function, and a macro to swap two array elements.

The Java base version column shows the way these functions are implemented in the Java versions of our benchmarks. We manually inlined C macros, and the functions that were inlined by the C compiler. The most commonly called methods were transformed to lightweight methods, simply by adding the <code>@Lightweight</code> annotation where possible. For Java versions of the <code>compare_idx</code> and <code>compare_complex</code> methods, this was not possible since we do not support lightweight virtual methods.

In the next two columns we vary these choices slightly to examine the effect of our lightweight methods.

For the *CoreMark* benchmark, we first replace the inlined implementation of the most frequently called method with a lightweight version. ee isdigit returns true if a char

passed to it is between '0' and '9'. Since this is a very trivial method, we manually coded the lightweight method to use only the stack and no local variables. This slowed down the benchmark by 5%, adding 170,494 cycles. Since the method is called 3920 times, this corresponds to an overhead of about 44 cycles, which is on the high side for such a small method.

Here we see another overhead from using a lightweight method that's hard to quantify: the boolean result of ee_isdigit is used to decide an if statement. When we inline the code, the VM can directly branch on the result of the expression (c >= '0' && c <= '9'), but the lightweight method first has to return a boolean, which is then tested again after the lightweight call returns.

Next, we see what the performance would be without lightweight methods, and all methods, except the manually inlined ee_isdigit, have to be implemented as normal Java methods. This adds a total of 1,471,174 cycles, making it almost 1.45 times slower than the lightweight methods version. Spread over 2,725 calls, this means the average method invocation added over 540 cycles, which is within the range predicted in Section 5.4.

The *FFT* benchmark has a much lower running time than *CoreMark*, but still does 768 function calls. In the C and normal Java versions these are inlined. When we change fix_mpy to a normal Java method, it is too large for ProGuard to inline. If we mark it @Lightweight the large number of calls relative to the total running time means the average overhead of over 41 cycles per invocation slows down the benchmark by 18%. Without lightweight methods, this would be as high as 268%

Finally, for the *heap sort* benchmark we normally use a lightweight method for sift—Down. While manually inlining it is possible, it is not an attractive option since the sift—Down method is much more complex than FIX_MPY or ee_isdigit. When we do inline it, we see that the lightweight method adds some overhead compared to the inlined version, but much less than a normal method call would.

In terms of code size, using normal methods take slightly more space than a lightweight method. Listing 5 showed that the invocation is more complex for normal methods, and

in addition the method prologue and epilogue are longer.

The difference between inlining and lightweight methods is less clear. For the smallest of methods, such as *CoreMark*'s ee_isdigit, the inlined code is smaller than the call, but the *heap sort* benchmark shows that inlining larger methods can result in significantly larger code. Since siftDown is called from two places, duplicating it leads to a 11% increase for the 16-bit version of *heap sort*. For the 32-bit version, where siftDown is relatively larger, this increases to 27%.

As these three examples show, using lightweight methods gives us an option in-between a normal method call and inlining. This avoids most of the overhead of a normal method call, and the potential size increase of inlining.

,

Table 7.7: Cost of safety guarantees

| | B.sort | H.sort | Bin.Search | XXTEA | MD5 | RC5 | FFT | Outlier | LEC | CoreMark | MoteTrack | HeatCalib | HeatDetect | average |
|-----------------------------------|-----------|-----------|---------------|---------|------|-------|------|---------|-------|----------|-----------|-----------|------------|---------|
| EXECUTED JVM INSTRUCTIONS | (% of tot | al execut | ed JVM instru | ctions) | | | | | | | | | | |
| Array element/object field STORES | 18 | 7.8 | 0 | 2.9 | 4.5 | 1.5 | 6.1 | 5.8 | 3.6 | 2.6 | 10 | 1.4 | 4.7 | 5.3 |
| Array element/object field LOADS | 18 | 15.9 | 7.1 | 8.6 | 6.2 | 6.4 | 7 | 10.7 | 7.9 | 11.7 | 21.4 | 4.1 | 9.8 | 10.4 |
| PERFORMANCE OVERHEAD VS | NATIVE | C (% of 1 | nat. C) | | | | | | | | | | | |
| unsafe | 101.2 | 88.5 | 65.2 | 57.6 | 45.7 | 19.5 | 17.7 | 75.7 | 86.5 | 98.1 | 156.3 | 30.5 | 73.4 | 70.5 |
| safe writes | 247.5 | 153.9 | 65.2 | 68.2 | 60.3 | 22.2 | 30.3 | 128.4 | 120.2 | 125.2 | 266.1 | 33.9 | 91.3 | 108.7 |
| safe reads and writes | 393.9 | 287.8 | 151.7 | 100.0 | 80.3 | 33.4 | 43.0 | 226.6 | 193.2 | 203.4 | 445.1 | 43.9 | 126.9 | 179.2 |
| PERFORMANCE OVERHEAD VS | UNSAFE | VM (% | of unsafe AO | Γ) | | | | | | | | | | |
| safe writes | 72.7 | 34.7 | 0.0 | 6.7 | 10.0 | 2.3 | 10.7 | 30.0 | 18.1 | 13.7 | 42.8 | 2.6 | 10.3 | 22.4 |
| safe reads and writes | 145.5 | 105.7 | 52.4 | 26.9 | 23.7 | 11.6 | 21.5 | 85.9 | 57.2 | 53.2 | 112.7 | 10.3 | 30.9 | 63.8 |
| CODE SIZE OVERHEAD VS NATI | VE C (% | of nat. C | | | | | | | | | | | | |
| unsafe | 118.6 | 100.0 | 112.3 | 55.1 | 54.9 | 121.8 | 2.5 | 110.5 | 91.8 | 49.8 | 117.1 | -17.2 | 107.7 | 78.8 |
| safe writes | 125.4 | 105.4 | 112.3 | 56.2 | 55.7 | 125.3 | 5.0 | 118.9 | 97.5 | 53.7 | 125.4 | -16.4 | 114.7 | 83.0 |
| safe reads and writes | 132.2 | 113.4 | 117.8 | 60.1 | 59.1 | 132.3 | 8.0 | 123.2 | 107.5 | 61.0 | 145.3 | -13.9 | 118.5 | 89.6 |
| CODE SIZE OVERHEAD VS UNSA | AFE VM | (% of uns | safe AOT) | | | | | | | | | | | |
| safe writes | 3.1 | 2.7 | 0.0 | 0.7 | 0.5 | 1.6 | 2.4 | 4.0 | 3.0 | 2.6 | 3.8 | 1.0 | 3.4 | 2.3 |
| safe reads and writes | 6.2 | 6.7 | 2.6 | 3.2 | 2.7 | 4.7 | 5.4 | 6.0 | 8.2 | 7.5 | 13.0 | 4.0 | 5.2 | 6.0 |




Figure 7.7: Overhead increase due to safety checks

7.7 The cost of safety

The advantage of using a VM to provide safety is that the necessary checks are easy to do, compared to native code, and most can be done at translation time. This leads to both a very modest increase in VM complexity due to the safety checks, and a lower run-time overhead. In this section we evaluate both.

7.7.1 Run-time cost

First we examine the run-time cost of our safety guarantees. Table 7.7 shows the results for our 12 benchmarks. Figure 7.7 shows the data in the first section of the table. The baseline here is the unsafe version of our VM, which is on average 71.1% slower than native C. We first add write checks only, since this is sufficient to satisfy our guarantee that no malicious code can corrupt the state of the VM. This increases the average overhead to 105.3% of native C, corresponding to an 19.9% increase in run time compared to the unsafe VM.

We can see the cost of safety depends greatly on the benchmark we run. Most checks are done at translation time, including writes to local and static variables. The only check that adds significant run-time overhead is check R-4, which checks the target of an object field or array write is within the heap bounds.




Figure 7.8: Percentage of array/object load/store instructions and cost of read/write safety




Figure 7.9: Comparison of safety cost with heap bounds in memory or registers

Thus, the run-time overhead is determined by the number of object or array accesses a benchmark does. The percentage of these is shown in the first part of Table 7.7. Since *bubble sort* has by far the highest percentage of array writes, at 18% of all executed bytecode instructions, it also incurs the highest overhead from adding write safety, slowing down by 47%. *Binary search* on the other hand, which does no writes at all, is unaffected. As usual *CoreMark*, being a large benchmark with a mix of operations, is somewhere in the middle. The clear correlation between the percentage of array and object writes, and the slowdown compared to the unsafe version is shown in Figure 7.8.

Safe reads

Next we consider read safety. Up to this point our VM only checks the application cannot write to memory it's not supposed to write to, however, it may still read from any location.

The recently published Meltdown and Spectre vulnerabilities in desktop CPUs can be exploited by malicious code to read from anywhere in memory, exposing both kernel's and other applications private data, which may contain sensitive information such as authentication tokens, passwords, etc. This sent OS vendors rushing to release patches, which early report suggest may cause a performance penalty of up to 11% [76].

Whether this is also a problem on a sensor node depends on the scenario. If the VM or other tasks contain sensitive information, then this may need to be protected. However, in many sensor node applications the node may only be running a single application, and our VM does not contain any state that would be useful to an attacker. In these cases, only providing write safety will be sufficient.

Adding read safety to our VM is trivial: instructions to read from local and static variables is already protected since these instructions reuse the same code to access them as the instructions to write to them. For heap access, we simply add the same call to heapcheck to the GETARRAY and GETFIELD instructions just before the actual read.

Looking at Figures 7.7 and 7.8, we see the cost of providing read safety is higher than write safety. Most applications read from an array or object much more frequently than they write to them. As a result, our VM with read and write safety turned on slows down by

60% on average, corresponding to a 174% slowdown over native C. In addition to *bubble sort*, *MoteTrack* also suffers greatly from adding read safety, since it spends 19% of it's instructions reading from the complex RSSI signature data structure. *RC5* is the fastest benchmark, since it not only does relatively few array reads and writes, but also spends a large amount of time on expensive variable bit shifts, which have identical performance in both C and AOT compiled versions. The result is a slowdown of only 33% compared to native C for the fully safe version.

Keeping heap bounds in registers

In Section 6.2.4 we considered several alternatives to our chosen heap bounds check, one of which was to keep the bounds in dedicated registers to avoid having to fetch them from memory for each check. Here we evaluate this choice.

The expected performance for this alternative is easily calculated. Having the bounds in registers would reduce the cost of the check from 22 to 14 cycles, reducing the safety overhead by 8/22=36%. However, this uses 4 registers which we can't use for stack caching.

To estimate the performance of this approach, we ran our experiments a second time for our unsafe VM, this time reducing the number of registers available to the stack cache by 4. Since this doesn't affect the number of heap accesses, we then added the observed overhead for safety checks, reduced by 36%.

Figure 7.9 shows the overhead for our chosen approach with the heap bounds in memory, compared to the expected overhead when the heap bounds are stored in registers. For some benchmarks such as *bubble sort* and *MoteTrack*, the savings in heap bounds checks outweighs the reduced effectiveness of the stack cache. But the improvement in performance is relatively small, and for other benchmarks the reverse is true, showing minor slowdowns when heap bounds are kept in registers. On average the benchmarks were quite balanced on average, as was the larger *CoreMark* benchmark.

As future work we may consider using some basic statistics, such as the percentage of array write instructions and average stack depth, to choose one of the two options on a

per-method basis. But as usual there is a tradeoff, in this case VM size and complexity, which may not be worth the effort given the relatively small gains.

7.7.2 Code-size cost

Next, we examine the cost of safety in terms of code size. This comes in two parts: increase VM complexity and size, and the increase in the code it generates.

Most of our checks are not more complex than comparing two integers, and failing if a condition is not met. The most complex part is deciding the stack effects of instructions to guard against stack over- or underflow. This comes in the form of a table that encodes the effects of most instructions, and some specialised code to analyse a handful of instructions without fixed effect. In total, the increase in VM size for our safe version is a modest 1776 bytes.

As we can see in Table 7.7, the size of the code the VM generates increases by only (181.8/177.7) - 1 = 2.3%. Since most checks occur at translation time, most instructions produce exactly the same native code in the safe version of our VM. The exceptions are INVOKEVIRTUAL and INVOKEINTERFACE, which now contains the expected stack effects to realise check R-3, and the array and object write instructions PUTFIELD and PUTARRAY, which now emit a single extra CALL instruction the heapcheck routine. Since these instructions are both relatively rare, and already generate a larger block of native instructions than most instructions do in the unsafe version, the total effect on code size is very limited.

7.7.3 Comparison to native code alternatives

As discussed in Section 3.4, several non-VM approaches have been proposed to guarantee safety on a sensor node. Two of these, *t-kernel* and Harbor, allow the node to guarantee safety independent of the host. In this section we compare these to our approach, and consider the question whether a VM is a good way to provide safety.

t-kernel reports a slowdown of between 50 and 200%, which is roughly in the same range as our VM. However both *t-kernel* and our approach provide additional advantages.

Table 7.8: Overhead for the fill array benchmark as a percentage of native C

| Benchmark | Unsafe overhead | Safe overhead | Increase due to safety checks |
|---------------|--------------------|------------------|-------------------------------|
| 8-bit bytes | 210.1% | 566.4% | 356.3% |
| 16-bit shorts | 182.8% | 451.5% | 268.7% |
| 32-bit ints | 155.3% | 335.6% | 180.3% |

In *t-kernel*'s case a form of virtual memory, and for our VM platform independence. This makes them hard to compare, but we note that while the performance of both systems is similar, *t-kernel*'s code size overhead is much larger at a 6-8.5x increase, limiting the size of programmes we can load onto the device.

A better comparison is possible for Harbor, which only provides safety. The overhead reported is in the range of 160 to 1230%. The latter is for a synthetic benchmark, filling a block of memory with arbitrary data. The authors claim this simulates a common behaviour of sensor network applications: copying sampled sensor data into a buffer that can be transmitted into the network.

We implemented this as a benchmark that fills an array of 256 elements with an arbitrary number. This is one of the worst cases for our safe VM since consecutive array writes are expensive for two reasons: (i) in our VM this results in repeated executions of the PUTARRAY instruction, which calculates the target address for each write, while native code can slide a pointer over the array, eliminating the need for repeated address calculations, and (ii) each of these writes will trigger a call to heapcheck.

Our benchmark is implemented as a simple loop as shown in Listing 10.

```
for (short i = 0; i < NUMBERS; i++) {
    numbers[i] = (byte)1;
}</pre>
```

Listing 10: Fill array benchmark (8-bit version)

The resulting overhead is shown in Table 7.8. We implemented our benchmark for arrays of bytes, shorts and ints. Unfortunately the Harbor paper does not mention the size of elements in their buffer, nor how this would affect their overhead. For our VM, the worst case is filling a byte array because here the relative overhead from address calculation and safety checks is highest.

The worst case extra overhead due to safety checks is 356% of the native C execution time, considerably less than Harbor, and dropping to 180% when storing ints instead of bytes. In addition, our VM also incurs overhead not related to safety checks, but the total overhead of 566% in the worst case is still less than half of Harbor's 1230%.

While our VM is currently faster than Harbor, the comparison is not entirely fair. Harbor lists the cycle overhead for all of it's 5 run-time protection primitives. We assume that without any function calls, only the 'Write access check' is relevant to this benchmark, which takes 65 cycles. In contrast, our heapcheck routine only takes 22 cycles.

The difference is due to Harbor's more fine grained protection, which allows it to grant access to any aligned block of 8 bytes to the application, while our VM's protection is more coarse. If Harbor could be modified to use a check similar to ours, it's overhead could potentially be reduced to $1230/65*22 \approx 416\%$. This puts it in the middle of our three versions in terms of total overhead. However, it is not clear from the paper whether Harbor's architecture could support such a coarse-grained check since it requires all application data that needs run-time write checks to be in a single segment.

While this shows our approach achieves a performance comparable to even an optimised version of Harbor, it does not highlight the advantage of using a VM to provide safety since both approaches much check each write to an array. However, our approach can verify writes to local and static variables to be safe at translation time, eliminating the need for a run-time check, while we can tell from the Harbor sources [87] that its verifier requires *all* stores to go through its write access check. The authors do note that static analysis of the code could reduce the number of checks, but that this would come at the cost of a significantly more complex verifier.

This means our approach should have a distinct advantage for code with more frequent writes to local variables. The Harbor paper also contains an FFT benchmark, and we use the same code from the Harbor sources for our FFT benchmark. In Harbor's case this results in an overhead of 380%. Even with the faster memory access check, this would still result in an overhead of $380/65*22 \approx 129\%$, while our VM is significantly faster at only 30.4%.

Table 7.9: Number or registers and word size for the ATmega, MSP430, and Cortex M0

| | ATmega [61, 60] | MSP430 [82, 81] | Cortex M0 [4] |
|-------------------------------------|-----------------|--------------------|---------------|
| Number of general purpose registers | 32 | 12 | 13 |
| Word size | 8-bit | 16-bit | 32-bit |
| Total register file size (bytes) | 32 | 24 | 52 |

7.8 Expected perforance on other platforms

Platform independence is one of the main advantages of using a VM. The AVR family of CPUs is widely used in low power embedded systems, and we implemented our VM for the ATmega128 CPU. However, our approach does not depend on any AVR specific properties and the approach described in this dissertation can be applied on other embedded CPU platforms to improve performance and provide a safe execution environment. The main requirements are the ability to reprogramme its own programme memory, and the availability of a sufficient number of registers.

While it is impossible to determine exactly what the resulting performance would be on different platforms without porting our VM, we present some results here that indicate it is likely to be worse than the results we see on the ATmega.

Two parameter that are of important influence to our VM are the number of available registers and the size of the registers. Table 7.9 lists these parameter for the ATmega, and two other common families of embedded CPUS, the Texas Instruments MSP430 and ARM Cortex-M0. These CPUs are similar in many ways, including the amount of RAM and flash memory typically available, but differ in the number of registers and word size.

7.8.1 Number of registers

We will first look at the impact of the number of available registers. The ATmega has 32 8-bit registers available, which we manage as 16 pairs since our VM stores data in 16-bit slots.

Looking at the MSP430, it only has 12 registers, but they are 16-bit. We reserved 5 register pairs on the ATmega, leaving us with 11 pairs available for stack caching. If we can achieve the same by reserving 5 16-bit registers on the MSP430, 7 registers will be




Figure 7.10: Performance for different stack cache sizes (in pairs of registers)

Table 7.10: Performance for different stack cache sizes (in pairs of registers)

| Number of register pairs | Overhead push/pop | load/store | mov(w) | vm+other | total |
|--------------------------|-------------------|------------|--------|----------|-------|
| 4 | 8.8 | 80.6 | 2.3 | 40.7 | 132.5 |
| 5 | 7.9 | 64.1 | 3.7 | 40.1 | 115.8 |
| 6 | 6.8 | 50.5 | 4.7 | 39.8 | 101.8 |
| 7 | 6.5 | 40.4 | 4.9 | 39.8 | 91.6 |
| 8 | 5.9 | 31.8 | 5.9 | 39.8 | 83.4 |
| 9 | 5.6 | 25.9 | 6.7 | 39.8 | 77.9 |
| 10 | 5.1 | 20.4 | 6.8 | 39.8 | 72.1 |
| 11 | 4.5 | 19.3 | 6.9 | 39.8 | 70.5 |

available to the stack cache.

To evaluate the effect of a smaller number of registers on the stack cache, we reran all our benchmarks while restricting the number of registers the cache manage may use. Since we need a minimum of 4 pairs for our approach to work, we vary the number of register from 4 to 11.

The results are shown in Figure 7.10 and Table 7.10. As is common with caching techniques, the first few registers have the most impact, with half of the performance gain already realised when adding the first two additional registers. Ignoring all other difference for the moment, the effect of reducing the number of register pairs from 11 to 7 is an increase in overhead by 20.8%, to 92%.

The Cortex M0 has one general purpose register more than the MSP430, and at 8 register pairs the overhead drops to 84.1%. In addition, the M0's registers are 32-bit, which means in cases where mostly 32-bit values are used, the stack size is effectively




Figure 7.11: Performance for different data sizes

Table 7.11: Performance for different data sizes

| | 8-bit | 16-bit | 32-bit |
|---------------|-------|--------|--------|
| Bubble sort | 139.5 | 101.2 | 94.4 |
| Heap sort | 128.4 | 88.5 | 66.2 |
| Binary search | 106.3 | 65.2 | 66.0 |
| Outlier | 159.0 | 75.7 | 121.6 |
| Fill array | 210.1 | 182.8 | 155.3 |
| FFT | 96.7 | 17.7 | |

doubled since values can be stored in a single register instead of two pairs o 8-bit registers.

A final interesting thing to note in Figure 7.10 is the fact the increasing the cache size mostly reduces the load/store overhead. Using only 4 pairs, stack caching has already removed most of the push/pop overhead, which only drops slightly when more registers are used. However, these extra registers reduce load/store overhead significantly since more registers are available for the markloop optimisation, and using more registers it increases the chance that an old, popped value may still be present, allowing popped value caching to eliminate more loads.

7.8.2 Word size

A second important difference between the CPUs in Table 7.9 is the size of the registers. Our main measure has been the overhead compared to native C performance or code size.

While having a large register size is good for absolute performance, we expect it to hurt the *relative* performance of our VM.

A number of our benchmarks can be implemented using different data sizes. As mentioned in Section 7.1, we used 16-bit data for all of these benchmarks. In Figure 7.11 and Table 7.11 we show the resulting performance for 8, 16, and 32-bit versions of these benchmarks (no 32-bit version of the fix fft.c code was available).

In almost all cases, a smaller data size results in a slower performance. The reason is that larger data sizes increase the time spent in the code that both C and AOT versions execute. Taking *bubble sort* as an example, both versions do the same number of array loads, comparisons, and array stores. When operating on 32-bit data, this takes twice as long as for 16-bit data. In addition the AOT version introduces overhead, in *bubble sort*'s case primarily from calculating array element locations (see Section 7.5). 32-bit array access takes 17 cycles, 8 of which are spent on the actual load or store, but for 16-bit array access this is only 4 out of 13 cycles.

This effect is even clearer for more complex operations like multiplication. 16x16 to 16-bit multiplication can be implemented in a few instructions and only takes 10 cycles on the ATmega. 16x16 to 32-bit multiplication is implement by calling avr-gcc's __mulhisi3 function and takes about 50 cycles, while full 32x32 to 32-bit multiplication using __mulsi3 takes 85 to 100 cycles.

Thus, working with 16-bit or 32-bit data on an 8-bit CPU helps our AOT compiler's relative performance by introducing a larger common component that both C and AOT compiled versions have to execute. On the 16-bit MSP430 or 32-bit M0 this effect will be reduced or eliminated. The exact impact of this is hard to estimate, since using 8-bit data in our VM incurs some an extra overhead because the VM internally stores data as 16-bit values, but it is likely to be in the order of tens of percents of extra overhead.

In Table 7.11 we see the *outlier detection* benchmark performs worse for 32-bit data compared to 16-bit data. This is due to a mismatch between the infuser and ProGuard. In JVM byte code, local variables are stored in 32-bit slots. The code generated by <code>javac</code> uses a separate slot for each variable, but ProGuard attempts to reduce memory consump-

tion by mapping multiple variables to the same slot if their live ranges do not overlap. The infuser processes the ProGuard optimised code, as shown in Figure 4.1, and replaces the JVM's 32-bit operations by 16-bit versions where possible. In the 32-bit *outlier detection* benchmark, ProGuard mapped a 32-bit and 16-bit variable to the same slot, which prevents the infuser from using 16-bit operations for this variable. This once again highlights the need for a unified, optimising compiler, combining the tasks of <code>javac</code>, ProGuard and the Darjeeling infuser.

The large difference in performance for *FFT* is mostly due to bit shifts. The 8-bit version does many shifts of a 16-bit value by exactly 6 bits. Our VM simply emits 6 single-bit shifts, while avr-gcc has a special optimised version for this case, which we considered too specific to include in our VM. The 32-bit version spends about half of its time shifting a 32-bit value by 15 bits, which both avr-gcc and our VM implement using the same loop.

7.9 Limitations and the cost of using a VM

The quantitative evaluation in the previous sections has shown that AOT compilation techniques can reduce the performance overhead of using a VM to within a range that will be acceptable for many applications. However, this is not the only cost associated with using a VM. This section will discuss the limitations of CapeVM, and the cost of using a VM compared to native approaches.

Since CapeVM is based on Darjeeling, we share many of it's limitations. Like Darjeeling, CapeVM does not support multidimensional arrays, reflection, constant data, 64-bit or floating point data types [13]. In addition, CapeVM drops support for exceptions and threads since they are much harder to implement in an AOT compiler than in an interpreter. As we will argue in Chapter 8, we feel that if the goal is to provide useful, platform independent, safe, reprogramming of sensor node with adequate performance, instead of simply porting Java to a sensor node, many of Java's more advanced features, especially those that are expensive to implement should be replaced by more lightweight alternatives.

Besides these unsupported features, there are other costs to using CapeVM when com-

pared to native code. One of the most important concerns is size. While our optimisations reduce the code size overhead significantly, AOT compiled code is still larger than native C and the VM itself also takes up space. In terms of RAM, the heap adds a 5 byte overhead to each object or array, and we have seen that Java cannot represent complex structures like *MoteTrack*'s RSSI signature efficiently. For code that only uses a limited number of large objects or arrays like the *heat detection* benchmark, this overhead will be acceptable, but for code using many tiny objects like the *MoteTrack* this overhead is significant.

In terms of performance, a weakness is that our lightweight methods cannot support recursive function calls. However, we have not found such code in any benchmark, and the limited amount of RAM on a sensor node means it would be a bad choice in most cases.

When optimising code for performance, small choices can often have unexpected consequences. However, we found this to be much more significant when writing Java code for our VM, than when writing the same algorithms in C where avr-gcc's optimisations often mean two different approaches in C result in similar binary code. An optimising combined compiler and infuser will help a Java developer by doing some of the same optimisations, but there are many examples where the most natural way to solve a problem in Java may not result in the best performance. For example, Suganuma [79] notes that Java code typically results in many small methods and invocations, which can result in a serious performance penalty if they cannot be made lightweight or eliminated by automatic inlining, and allocating many temporary objects hurts performance while creating them once and reusing them usually results in slightly unnatural code. While this is also true for C, the impact of C function calls and allocating temporary objects on the stack is much smaller.

The next chapter will look at some of these limitations and propose ideas on how to improve them in future sensor node VMs.

Chapter 8

Lessons from JVM

In Section 1.4 we defined two of our main research questions as how close an AOT compiling sensor node VM can come to native performance, and whether a VM is an efficient way to provide a safe execution environment. These questions are not specific to Java, and the main motivation to base CapeVM on Java was the availability of a rich set of tools and infrastructure to build on, including a solid VM to start from in the form of Darjeeling.

One aspect of Java/JVM that makes it an attractive choice for sensor nodes is its simplicity, allowing (a subset of) it to be implement in as little as 8KB [36]. However, it also lacks some features that make it a less good fit for a typical sensor node code in a number of situations. These range from minor annoyances that reduce code readability, to the lack of support for constant data, or high memory consumption for nested data structures that could be a show stopper for a number of applications.

In this chapter we discuss the most pressing issues we encountered, summarised in Table 8.1, and suggest ways they could be improved in future VMs. Although more study is required to turn these suggestions into working solutions, we believe many of the points raised here could be improved with minor changes to Java, leading us to a 'sensor node Java', much like nesC [28] is a sensor node version of C, but some require more drastic changes.

Table 8.1: Point requiring attention in future sensor node VMs

| Section | Issue | in | affects |
|---------|--|---------------------|--------------------------------------|
| 8.1 | A tailored standard library | Standard library | VM size |
| 8.2 | Support for constant data | Source language, VM | memory usage, application size |
| 8.3 | Support for nested data structures | Source language, VM | memory usage, performance |
| 8.4 | Better lang. support for shorts and bytes | Source language | memory usage, source maintainability |
| 8.5 | Simple type definitions | Source language | source maintainability |
| 8.6 | Explicit and efficient inlining | Source language | performance |
| 8.7 | An optimising compiler | Compiler | performance |
| 8.8 | Allocating objects on stack | Source language, VM | (predictable) performance |
| 8.9 | Reconsidering adv. language features OO, GC, threads, exceptions | Source language, VM | VM size, complexity, and performance |

Table 8.2: Size of Darjeeling VM components

| Component | std.lib (bytes) | VM (bytes) | total (bytes) |
|--------------------|--------------------|---------------|------------------|
| Core vm | 3529 | 7006 | 10535 |
| Strings | 8467 | 1942 | 10409 |
| Interpreter loop | 0 | 10370 | 10370 |
| Garbage collection | 80 | 3442 | 3522 |
| Threads | 909 | 2472 | 3381 |
| Exceptions | 1338 | 818 | 2156 |
| Math | 222 | 1274 | 1496 |
| IO | 530 | 680 | 1210 |
| Total | 15075 | 28004 | 43079 |
| | | | |

8.1 A tailored standard library

A minimum Java APIs for resource-constrained devices, the Connected Limited Device Configuration (CLDC) specification, was proposed by Sun Microsystems [65]. The CLDC was primarily intended for devices larger than typical sensor nodes, and not tailored to the characteristics of typical sensor node code. Providing support for the full CLDC specification would require a substantial amount of memory and programme space for features that are rarely required for sensor node applications. Table 8.2 shows the code size of library support as implemented in the original Darjeeling VM.

The largest mismatch comes from the CLDC's string support, which takes up over 8KB. While string support is one of the most basic features one would expect to find in the standard library of any general purpose language, it is rarely required within sensor node applications that typically don't have a UI and only communicate with the outside world through radio messages.

On the other hand, the standard library should include abstractions for typical sensor node operations that are missing from the CLDC. The CLDC Stream abstraction is intended to facilitate file, network and memory operations. The abstraction is not well suited for communication protocols required by WSN applications, such as I²C and SPI. In CLDC, connections between devices can be initiated by specifying URI-like strings. However, processing these is relatively expensive, and WSN nodes often identify other nodes using a 16 or 32-bit identifier.

We argue that a tailored library should be designed from the ground-up specifically for sensor node applications. Such a library would include functionality for: (i) basic math; (ii) array operations; (iii) a communication API that encapsulates the low-level protocols typically used (e.g. I²C); and (iv) a higher-level generic radio and sensor API abstraction.

8.2 Support for constant data

While Java allows us to declare variables as final, this is only a language level feature, and the VM has no concept of constant data. This is not surprising, since most physical CPUs do not make the distinction either. However, this is different on a sensor node where code and data memory are split. The amount of flash memory is usually several times larger than the available RAM, so constant data should be kept in flash instead of wasting precious RAM on data that will never change.

This is especially important for arrays of constant data, which are common in WSN applications. When we implement this as a final Java array, the compiler emits a static class initialiser that creates a Java array object, and then uses the normal array access instructions to initialise each element individually, as shown in Listing 11.

```
sspush(256); newarray;
                                                create the array
adup; sconst 0;
                                             // set index 0
                   sconst_0;
                                bastore:
adup; sconst_1;
                   sconst_3;
                                bastore;
                                             // set index 1
                   bspush(6);
adup; sconst_2;
                                bastore;
                                                set index 2
adup; bspush(255); bspush(-3); bastore;
                                             // set index 255
```

Listing 11: Darjeeling bytecode to initialise a byte array of constant data

There are two problems with this: (i) the array will occupy scarce RAM; and (ii) initial-

ising array elements using JVM instructions requires 4 instructions per element, resulting in 1669 bytes of code to initialise a 256 byte array.

Arrays of constant data appear in several of our benchmarks. The *LEC* benchmark contains two arrays of 17 16-bit and 8-bit, which are small enough to store in RAM. In this case the lack of support for constant data wastes a few bytes of memory, but doesn't prevent us from implementing the algorithm. However, in two other cases it did.

FFT The FFT benchmark contains an array of sine wave values that would be too expensive to calculate at run time. For the 8 bit version, this contains 256 bytes, which is small enough to fit in RAM. However, the 16-bit version contained an array of 1024 16-bit values, which in itself would just fit in memory, but the JVM code to initialise it becomes too large for flash memory, forcing us to use native code to initialise it prior to starting the benchmark.

MoteTrack The *MoteTrack* benchmark contains a large dictionary of reference RSSI signatures that are used to determine a node's location by matching the observed RSSI values to known locations in the reference database.

At 20560 bytes, this dictionary is small enough to fit in flash memory, but over 5 times larger than the available RAM. Similar to the 16-bit *FFT* benchmark, the only way to implement this in a VM without support for this kind of constant data, is to store it in flash and use a native method to read the signatures.

Possible solutions Supporting constant arrays will require changes to both the language and bytecode. From the programmer's perspective it should be enough to simply add an annotation like 'progmem' to an array declaration to tell the compiler it should be stored in flash memory. The bytecode will then need to be expanded to allow constant arrays in the constant pool, and to add new versions of the array load instructions (e.g. GETARRAY A, GETARRAY I, etc.) to read from them.

8.3 Support for nested data structures

Besides the need to support constant data, the *MoteTrack* benchmark exposes another weakness of Java: it does not support data structures of many small objects efficiently.

Listing 12 shows the main RefSignature data structure used in *MoteTrack*. This structure consists of a location, which is a simple struct of 3 shorts, and a signature, which has an id, and an array of 18 signals. A signal is defined by a source ID, and an array of 2 elements with RSSI values.

```
#define NBR RFSIGNALS IN SIGNATURE 18
        #define NBR FREQCHANNELS
2
        struct RefSignature
            Point location;
            Signature sig;
        };
        struct Point
10
11
            uint16_t x;
12
            uint16_t y;
13
14
            uint16_t z;
15
16
        struct Signature
17
18
19
             uint16 t id;
            RFSignal rfSignals[NBR_RFSIGNALS_IN_SIGNATURE];
20
21
        struct RFSignal
23
            uint16 t sourceID;
25
            uint8_t rssi[NBR_FREQCHANNELS];
26
        };
```

Listing 12: MoteTrack RefSignature data structure

Since all the arrays are of fixed length, in C the layout of the whole structure is known at compile time, shown in Figure 8.1.

In Java, we have no concept of a struct. As described in Section 2.2.2, in Java every object is made up of a list of primitive values: either an int or a reference to another object. Thus, the most natural way to translate the C structures in Listing 12 to Java, is as a collection of objects and arrays on the heap, as shown in the right half of Figure 8.1. Note that every one of the 18 RFSignal structs becomes an object, which in turn has a pointer to an array of rssi values.

There are two problems with this. First, since the location of these Java objects is not




Figure 8.1: The RefSignature data structure: as a C struct, and as a collection of Java objects

known until run time, there is a performance penalty for having to follow the chain of references. *MoteTrack* will loop over the signals in the rfSignals array. Java needs to do 3 lookups to get to the right rssi value: the address of the current RFSignal object, the address of the rssi array, and the actual RSSI value. For the C version, all the offsets are known at compile time, so the compiler can generate a much more efficient loop, directly reading from the right location.

The second problem is the added memory usage. The C struct only takes up 80 bytes, all used to store data. The Java version allocates a total of 40 objects, 36 of which are spent on the RFSignal objects and their arrays of RSSI values. Each of these requires a heap header, which takes up 5 bytes in Darjeeling. In addition, the 19 arrays have a 3 byte header, and the Java objects and arrays contain a total of 39 references, which take up 2 bytes each. In total, the collection of Java objects takes up 80+40*5+19*3+39*2=415 bytes.

Combined with *MoteTrack*'s other data structures, this is too large to fit in memory, which forced us to refactor the 2 element rssi array into two byte variable stored directly in RFSignal, as explained in Section 7.1.1. This allowed us to run the benchmark, but a RefSignature still takes up 235 bytes, and reading a rssi value still takes two lookups.

Generally, arrays of primitive types don't suffer from this problem and can be stored efficiently, but programmes containing large arrays of objects can cause significant overhead. In some cases we can work around this problem by flattening the structure, for instance in *MoteTrack*'s case we could replace the array of RFSignals with three separate arrays for sourceIDs, rssi_0 and rssi_1, but only at a significant cost in readability.

8.4 Better language support for shorts and bytes

Because RAM is scarce, 16-bit short and single byte data types are commonly used in sensor node code. The standard JVM only has 32 and 64-bit operations, and variables and stack values are stored as 32-bit, even if the actual type is shorter. On a sensor node this wastes memory, and causes a performance overhead since most nodes have 8-bit or 16-bit architectures, so many sensor node JVMs, including Darjeeling, introduce 16-bit operations and store values in 16-bit slots.

However, this is only one half of the solution. At the language level, Java defines that an expression evaluates to 32-bits, or 64-bits if at least one operand is a long. Attempting to store this in a 16-bit variable will result in a 'lossy conversion' error at compile time, unless explicitly cast to a short.

As an example, if we have 3 short variables, a, b, and c, and want to do a=b+c; we need to insert a cast to avoid errors from the Java compiler:

```
a=(short)(b+c);
```

Passing literal integer values to a method call treats them as ints, even if they are short enough to fit in a smaller type, which results in calls like:

```
f((byte)1);
```

While seemingly a small annoyance, in more complex code that frequently uses of shorts and bytes, these casts can make the code much harder to read.

Possible solutions We suggest that C-style automatic narrowing conversions would make most sensor node code more readable, but to leave the option of Java's default behaviour

open, we may implement this as new datatypes: Declaring variable a as unchecked short would implictly narrow to short when needed, so a=b+c; would not need an explicit cast, while declaring it as a normal short would.

8.5 Simple type definitions

When developing code for a sensor node, the limited resources force us to adopt different design patterns compared to desktop software. In normal Java code we usually rely on objects for type safety and keeping code readable and easy to maintain. But on sensor nodes, objects are expensive and we frequently make use of shorts and ints for a multitude of different tasks for which we would traditionally use objects.

In these situations we often found that our code would be much easier to maintain if we had a way to name new integer types to explicitly indicate their meaning, instead of using many of int or short variables. Having type checking on these types would also add a welcome layer of safety.

Possible solutions At a minimum, we should have a way to define simple aliases for primitive types, similar to C's typedef. A more advanced option that fits more naturally with Java, would be to have a strict typedef which also does type checking, so that a value of one user defined integer type cannot be accidentally assigned to a variable of another type, without an explicit cast.

8.6 Explicit and efficient inlining

Java method calls are inherently more expensive than C functions. On the desktop, JIT compilers can remove much of this overhead, but a sensor VM does not have the resources for this. We found this often is a problem for small helper functions that are frequently called. As an example, the C version of the *XXTEA* benchmark contains this macro:

```
#define MX (((z>>5^y<<2) + (y>>3^z<<4)) \\
^ ((sum^y) + (key[(p&3)^e] ^ z)))
```

This macro is called in four places, and is very performance critical. Tools like Proguard [34] can be used to inline small methods, but in this case it is larger than Proguard's size threshold. This leaves developers with two unattractive options: either leaving it as a method and accepting the performance penalty, or manually copy-pasting the code, which is error-prone and leads to code that is harder to maintain.

Possible solutions The simplest solution would be to have a preprocessor similar to C's. However, such a low level text-based solution may not be the most user friendly solution for developers without a C background.

Another option is to give the developer more control over inlining, which could easily be achieved by adding an inline keyword to force the compiler to inline important methods. These annotations are usually placed at the method level.

8.7 An optimising compiler

As discussed in previous chapters, but listed here again for completeness, Java compilers typically do not optimise the bytecode but translate the source almost as-is. Without a clear performance model it is not always clear which option is faster, and the bytecode is expected to be run by a JIT compiler, which can make better optimisation decisions knowing the target platform and run-time behaviour. However, a sensor node does not have the resources for this and must execute the code as it is received. This leads to significant overhead, for example by repeatedly reevaluating a constant expression in a loop.

Possible solutions Even without a clear performance model, some basic optimisations can be done. The results in Section 7.2.1, show that some very conservative optimisations can already result in code twice as fast as the original. These could be further expanded, and combining the tasks of the optimiser and infuser can further improve performance as shown in Section 7.8.2.

8.8 Allocating objects on stack

In Java anything larger than a primitive value has to be allocated on the heap. This introduces a performance overhead, both for allocating the objects, and the occasional run of the garbage collector, which may take several thousand cycles.

In our benchmarks we encountered a number of situations where a temporary object was needed. For example, the encode function in the *LEC* benchmark needs to return two values: *bsi* and the number of bits in *bsi*. In C we do this by passing two pointers to encode. In Java we can wrap both values in a class and either create and return an object from encode, or let the caller create it and pass it as a parameter for encode to fill in.

In code that frequently needs short-lived objects the overhead for allocating them can be significant, and unpredictable GC runs are a problem for code with specific timing constraints. Besides *LEC*, we saw similar situations in the *CoreMark*, *MoteTrack* and heat tracking benchmarks. The problem is especially serious on a sensor node, where the limited amount of memory means the garbage collector is triggered frequently even if relatively few temporary objects are created.

```
public static short LEC(short[] numbers, Stream stream) {
            BSI bsi = new BSI();
                                     // Allocate bsi only once
            for (...) {
                compress(ri, ri_1, stream, bsi);
            }
9
       private static void compress(short ri, short ri 1, Stream stream, BSI bsi) {
10
11
                                       // Pass bsi to encode to return both value and length
            encode(di, bsi);
12
13
       }
14
15
       private static void encode(short di, BSI bsi) {
16
17
            bsi.value = ...
                                       // return value and length by setting object fields
19
            bsi.length = ...
```

Listing 13: Avoiding multiple object allocations in the LEC benchmark

This overhead can often be reduced by allocating earlier and reusing the same objects in a loop. In Listing 13 we see this implemented for the *LEC* benchmark, where we use the bsi object to return two values from encode to compress. Instead of creating a

new object in each iteration in the compress method where it is needed, we create bsi once, outside of the main loop, and pass the same object to compress multiple times.

This technique of pulling object creation up the call chain can often be used to remove this sort of overhead, and it worked in all four benchmarks mentioned before. However, it gets very cumbersome if the number of objects is more than one or two, or if they need to be passed through multiple layers. Readability is also reduced, since objects that are only needed in a specific location are now visible from a much larger scope.

Possible solutions On desktop JVMs, escape analysis [15, 30] is used to determine if an object can be safely allocated on the stack instead of the heap, thus saving both the cost of heap allocation, and the occasional garbage collection run triggered by it.

While the analysis of the bytecode required for this is far too complex for a sensor node, it could be done offline, similar to TakaTuka's offline garbage collector analysis. The bytecode can then be extended to use the results of this analysis in the VM by adding special versions of the new opcodes may be introduced to instruct the VM to place an object in the stack frame instead of the heap. A field should also be added to the method header to tell the VM how much extra space for stack objects needs to be reserved in the stack frame.

There is a risk to doing this automatically. In our sensor node VM, the split between heap and stack memory is fixed, and both are limited. If the compiler automatically puts all objects that could be on the stack in the stack frame instead of the heap, we may end up with an empty heap, and stack overflow. Therefore, it is better to leave this optimisation to the developer by also introducing a new keyword at the language level, so the developer can explicitly indicate which objects go on the stack and which in the heap. Of course escape analysis is still necessary to check at compile time this keyword is only used in places where the object can go on the stack.

8.9 Reconsidering advanced language features

Finally, we conclude with some discussion on more fundamental language design choices. Many sensor node JVMs implement some of Java's more advanced features, but we are not convinced these are a good choice on a sensor node.

While features like threads and garbage collection are all useful, they come at a cost. The trade-off for a sensor node VM is significantly different from a desktop VM: many of Java's more advanced features are vital to large-scale software development, but the size of sensor nodes programmes is much smaller. And while VM size is not an issue on the desktop, these features are relatively expensive to implement on a sensor node. We believe a VM developed from scratch, with the aim of providing platform independence, safety, and performance through AOT compilation, would end up with a design very different from JVM.

In Table 8.2 we show the code size in Darjeeling for some features we discuss below. These were determined by counting the size of functions related to specific features. The actual cost is higher since some, especially garbage collection, also add complexity to other functions throughout the VM. Combined, the features below and the string functions mentioned in Section 8.1 make up about half the VM.

Besides an increase in VM size, these features also cause a performance penalty, which is significant when Ahead-of-Time (AOT) compilation is used, and features such as threads and exceptions are much harder in an AOT compiler where we can't implement them in the interpreter loop. This means that if we care about performance and the corresponding reduction in CPU energy consumption, we either have to give them up, or spend considerably more in terms of VM complexity and size.

8.9.1 Threads

As shown in Table 8.2, support for threads costs about 10% of the VM size, if we exclude the string library. In addition, there is the question of allocating a stack for each thread. If we allocate a fixed block, it must be large enough to avoid stack overflows, but too large a block wastes precious RAM. Darjeeling allocates each stack as a linked list of frames on

the heap. This is memory efficient, but allocating on the heap is slower and occasionally triggers the GC.

A more cooperative concurrency model is more appropriate for sensor nodes, where lightweight tasks voluntarily yield the CPU and share a single stack. This is also the approach to concurrency chosen by a number of native code systems, including *t-kernel* [32], nesC [28], and more recently Amulet [37].

8.9.2 Exceptions

In terms of code size, exceptions are not very expensive to implement in an interpreter, but they are hard to implement in an AOT compiler. We also feel the advantage of having exceptions is much lower than the other features mentioned in this section. They could be easily replaced with return values to signal errors.

8.9.3 Virtual methods

It is hard to quantify the overhead of implementing virtual methods since the code for handling them is integrated into several functions. In terms of size it is most likely less than 2KB, but the performance overhead is considerable. The target of a virtual method call must be resolved at run time, they cannot be made lightweight, and an AOT compiler can generate much more efficient code for calls to static methods.

In practice we seldom used virtual methods in sensor node code, but some form of indirect calls is necessary for things like signal handling. It should be possible to develop a more lightweight form of function pointers that can be implemented efficiently. However, the details will require more careful study.

8.9.4 Garbage collection

Finally, garbage collection is clearly the most intrusive one to change. While the first three features could be changed with minor modifications to Java, the managed heap is at its very core.

Still, there are good reasons for considering alternatives. Table 8.2 shows the GC methods in Darjeeling add up to about 3.5KB, but the actual cost is much higher as many other parts of Darjeeling are influenced by the garbage collector.

Specifically, it is the reason Darjeeling uses a 'split-stack' architecture: the operand stack and variables are split into a reference and integer part. This makes it easy for the GC to find live references, but leads to significant code duplication and complexity. When using AOT compilation, the split stack adds overhead to maintain this state, and requires us to reserve an extra register as a second stack pointer.

8.10 Building better sensor node VMs

In this chapter we described a number of issues we encountered over the years while using and developing sensor node VMs. They may not apply to every scenario, but the wide range of the issues we present suggests many applications will be affected by at least some.

Most sensor node VMs already modify the instruction set of the original VM and usually support only a subset of the original language. The issues described here indicate these changes do not go far enough, and we still need to refine our VMs further to make them truly useful in real-world projects.

There are two possible paths to follow: a number of issues can be solved by improving existing Java-based VMs. Staying close to Java has the advantage of being able to reuse existing knowledge and infrastructure.

However some of the issues require more invasive changes to both the source language and VM. If the goal is to run platform independent code safely and efficiently, rather than running Java, we should start from the specific requirements and constraints of sensor node software development. We believe this would lead us to more lightweight features and a more predictable memory model.

For either path, we hope the points presented in this chapter can help in the development better future sensor node VMs.

Chapter 9

Conclusion

This dissertation described the CapeVM sensor node virtual machine. CapeVM extends the state of the art by combining the desirable features of platform independent reprogramming and a safe execution environment with acceptable performance. We evaluated CapeVM using a set of benchmarks, including small benchmarks to highlight specific behaviours, and five examples of real sensor node applications.

To come back to the research questions stated in Section 1.4, we can conclude the following:

1. After identifying the sources of overhead in previous work on ahead-of-time compilers for sensor nodes, CapeVM introduced a number of optimisations to reduce the performance overhead by over 80%, and the code size overhead by 60%, resulting in an average performance overhead of 105%, and the code size overhead of 82% compared to native C.

The optimisations introduced by CapeVM do increase the size of our VM, but the break-even point at which this is compensated for by the smaller code it generates, is well within the range of programme memory typically available on a sensor node.

The price to pay for platform independence and a safe execution environment comes in three forms. We believe the remaining performance overhead will be acceptable for many applications, but the increase in code size, and the space taken by the VM do limit the size of applications we can load onto a device. In addition, the overhead

in memory usage was a problem for a number of benchmarks.

CapeVM's second contribution is providing a safe execution environment. Compared to native binary code, the higher level of abstraction of CapeVM's bytecode allowed us to develop a relatively simple set of safety checks.

This results in a modest overhead in terms of VM size, and the fact that most checks are performed at translation time means the additional overhead for providing safety is limited to a 35% slowdown and 6% increase in code size, again relative to native C.

3. Regarding the question of whether Java is a suitable language for a sensor node VM, we can conclude some aspects of it are a good match. An advantage of its simple stack-based instruction set is that it can be implemented in a small VM, and while we showed the stack-based architecture introduces significant overhead, most of this overhead is eliminated by our optimisations.

However, our benchmarks also exposed several problems that ultimately make standard Java a poor choice. Specifically, the lack of support for constant data, and the inefficient use of memory for benchmarks containing many small objects meant some benchmarks could not be ported directly from C to Java. We proposed several improvements, but conclude that more work is necessary to come to a more sensor node specific language and make sensor node VMs truly useful in a wide range of real-world projects.

Finally, we conclude by comparing our approach to existing work on both improve sensor node VM performance and safe execution environments in Table 9.1.

Taking unsafe and platform specific native C as a baseline, we first note that existing interpreting sensor node VM's are typically not safe, and suffer from a 1 to 2 orders of magnitude slowdown. The performance overhead was reduced drastically by Ellul's work on Ahead-of-Time compilation, but still a significant overhead remains and this approach increases code size, reducing the size of programmes we can load onto a device.

Table 9.1: Comparison of our approach to related work

| Approach | Platform indep. | Safe | Performance | Code size |
|-----------------|-----------------|-----------|---------------------|--------------------|
| Native code | No | No | 1x | 1x |
| Interpreters | Yes | Mostly no | 300-23000% slower | 50% smaller |
| Ellul's AOT | Yes | No | 123-844% slower | 120-346% larger |
| Safe TinyOS | No | Yesa | 17% slower | 27% larger |
| t-kernel | No | Yes | 50 to 200% slower | 500 to 750% larger |
| Harbor | No | Yes | 160 to 1230% slower | 30 to 65% larger |
| CapeVM (unsafe) | Yes | No | 71% slower | 79% larger |
| CapeVM (safe) | Yes | Yes | 109% slower | 83% larger |

^a requires a trusted host

On the safety side, Safe TinyOS achieves safety with relatively little overhead, but this depends on a trusted host. *T-kernel* and Harbor provide safety independent of the host, but at the cost of a significant increase in code size, or performance overhead respectively. Non of these approaches provide platform independence.

Finally, we see our VM provides both platform independence and safety, at a cost in terms of both code size and performance that is lower than or comparable to previous work.

Coming back to the question of whether a VM is a good way to provide security, we first note that since to the best of our knowledge only two such systems exists, we cannot exclude the possibility that native code approaches could be further optimised to achieve better performance.

However our results show that our approach is on-par with or faster than the two existing native code approaches, and provides platform independence at the same time. We also note that if we require a platform independent way of reprogramming our nodes, making it safe comes at a relatively low extra cost, with our safe VM only 19.9% slower than the unsafe version.

Appendix A

LEC benchmark source code

Appendix B

Outlier detection benchmark source code

Appendix C

Heat detection benchmark source code

C.0.1 Calibration

C.0.2 Detection

Bibliography

- [1] B. Alpern, C. R. Attanasio, A. Cocchi, D. Lieber, S. Smith, T. Ngo, J. J. Barton, S. F. Hummel, J. C. Sheperd, and M. Mergen. Implementing Jalapeño in Java. *OOPSLA* '99: Proceedings of the Fourteenth ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications, Nov. 1999.
- [2] Anon. Python-on-a-chip. http://code.google.com/p/python-on-a-chip, 2011.
- [3] Anon. Heap sort at Rosetta Code. https://rosettacode.org/mw/index. php?title=Sorting_algorithms/Heapsort&oldid=214878#C, 2015.
- [4] ARM. Cortex M0 Technical Reference Manual Revision r0p0. 2009.
- [5] A. Arora, P. Dutta, S. Bapat, V. Kulathumani, H. Zhang, V. Naik, V. Mittal, H. Cao, M. Demirbas, M. Gouda, Y. Choi, T. Herman, S. Kulkarni, U. Arumugam, M. Nesterenko, A. Vora, and M. Miyashita. A Line in the Sand: A Wireless Sensor Network for Target Detection, Classification, and Tracking. *Elsevier Computer Networks*, 46(5), Dec. 2004.
- [6] F. Aslam. TakaTuka source code. http://sourceforge.net/p/takatuka.
- [7] F. Aslam. Challenges and Solutions in the Design of a Java Virtual Machine for Resource Constrained Microcontrollers. PhD thesis, University of Freiburg, 2011.
- [8] F. Aslam, C. Schindelhauer, G. Ernst, D. Spyra, J. Meyer, and M. Zalloom. Poster Abstract: Introducing TakaTuka A Java Virtual Machine for Motes. *SenSys '08*:

- Proceedings of the Sixth International Conference on Embedded Networked Sensor Systems, Nov. 2008.
- [9] R. Balani, C.-C. Han, R. K. Rengaswamy, I. Tsigkogiannis, and M. Srivastava. Multi-level Software Reconfiguration for Sensor Networks. EMSOFT '06: Proceedings of the 6th ACM & IEEE International Conference on Embedded Software, Oct. 2006.
- [10] K. C. Barr and K. Asanović. Energy-Aware Lossless Data Compression. *ACM Transactions on Computer Systems*, 24(3), Aug. 2006.
- [11] D. Braginsky and D. Estrin. Rumor Routing Algorithm For Sensor Networks. WSNA '02: Proceedings of the First ACM International Workshop on Wireless Sensor Networks and Applications, Sept. 2002.
- [12] N. Brouwers. Darjeeling source code. https://sourceforge.net/projects/darjeeling.rev.398.
- [13] N. Brouwers, K. Langendoen, and P. Corke. Darjeeling, A Feature-rich VM for the Resource Poor. SenSys '09: Proceedings of the Seventh International Conference on Embedded Networked Sensor Systems, Nov. 2009.
- [14] M. Chang and P. Bonnet. Meeting ecologists' requirements with adaptive data acquisition. SenSys '10: Proceedings of the Eighth International Conference on Embedded Networked Sensor Systems, Nov. 2010.
- [15] J.-D. Choi, M. Gupta, M. Serrano, V. C. Sreedhar, and S. Midkiff. Escape Analysis for Java. OOPSLA '99: Proceedings of the Fourteenth ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications, Nov. 1999.
- [16] J. Condit, M. Harren, Z. Anderson, D. Gay, and G. C. Necula. Dependent Types for Low-Level Programming. *ESOP'07: Proceedings of the Sixteenth European Symposium on Programming*, Mar. 2007.

- [17] N. Cooprider, W. Archer, E. Eide, D. Gay, and J. Regehr. Efficient memory safety for TinyOS. SenSys '07: Proceedings of the Fifth International Conference on Embedded Networked Sensor Systems, Nov. 2007.
- [18] A. Courbot, G. Grimaud, and J.-J. Vandewalle. Efficient Off-board Deployment and Customization of Virtual Machine-based Embedded Systems. *ACM Transactions on Embedded Computing Systems*, 9(3), Feb. 2010.
- [19] Crossbow Technology. MICAz Wireless Measurement System datasheet.
- [20] S. Dawson-Haggerty, X. Jiang, G. Tolle, J. Ortiz, and D. Culler. sMAP: a simple measurement and actuation profile for physical information. SenSys '10: Proceedings of the Eighth International Conference on Embedded Networked Sensor Systems, Nov. 2010.
- [21] J. Dean, G. DeFouw, D. Grove, V. Litvinov, and C. Chambers. Vortex: An Optimizing Compiler for Object-Oriented Languages. *OOPSLA '96: Proceedings of the Eleventh ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications*, Oct. 1996.
- [22] J. Ellul. *Run-time Compilation Techniques for Wireless Sensor Networks*. PhD thesis, University of Southampton, 2012.
- [23] J. Ellul and K. Martinez. Run-Time Compilation of Bytecode in Sensor Networks. SENSORCOMM '10: Proceedings of the Fourth International Conference on Sensor Technologies and Applications, July 2010.
- [24] M. A. Ertl. Stack Caching for Interpreters. PLDI '95: Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, June 1995.
- [25] L. Evers. *Concise and Flexible Programming of Wireless Sensor Networks*. PhD thesis, University of Twente, 2010.

- [26] C.-L. Fok, G.-C. Roman, and C. Lu. Rapid Development and Flexible Deployment of Adaptive Wireless Sensor Network Applications. *ICDCS '05: Proceedings of the Twenty-Fifth IEEE International Conference on Distributed Computing Systems*, June 2005.
- [27] A. Gal, C. W. Probst, and M. Franz. HotpathVM: An Effective JIT Compiler for Resource-constrained Devices. *VEE '06: Proceedings of the Second International Conference on Virtual Execution Environments*, June 2006.
- [28] D. Gay, P. Levis, R. von Behren, M. Welsh, E. Brewer, and D. Culler. The nesC Language: A Holistic Approach to Networked Embedded Systems. *PLDI '03: Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation*, June 2003.
- [29] D. George. Micropython. http://www.micropython.org, 2017.
- [30] B. Goetz. Java theory and practice: Urban performance legends, revisited. *IBM developerWorks*, Sept. 2005. https://www.ibm.com/developerworks/library/j-jtp09275/j-jtp09275-pdf.pdf.
- [31] J. Gosling, B. Joy, G. Steele, G. Bracha, and A. Buckley. *The Java® Language Specification, Java SE 8 Edition*. Feb. 2015.
- [32] L. Gu and J. A. Stankovic. t-kernel: A Translative OS Kernel for Wireless Sensor Networks. Technical Report UVA CS TR CS-2005-09, University of Virginia, June 2005.
- [33] L. Gu and J. A. Stankovic. t-kernel: providing reliable OS support to wireless sensor networks. SenSys '06: Proceedings of the Fourth International Conference on Embedded Networked Sensor Systems, Nov. 2006.
- [34] Guard Square. ProGuard 5.3.2. https://sourceforge.net/projects/proguard, Dec. 2016.

- [35] C.-C. Han, R. Kumar, R. Shea, E. Kohler, and M. Srivastava. A Dynamic Operating System for Sensor Nodes. *MobiSys '05: Proceedings of the Third International Conference on Mobile Systems, Applications, and Services*, June 2005.
- [36] T. Harbaum. NanoVM. http://harbaum.org/till/nanovm/index.shtml, June 2006.
- [37] J. Hester, T. Peters, T. Yun, R. Peterson, J. Skinner, B. Golla, K. Storer, S. Hearndon, K. Freeman, S. Lord, R. Halter, D. Kotz, and J. Sorber. Amulet: An Energy-Efficient, Multi-Application Wearable Platform. SenSys '16: Proceedings of the Fourteenth International Conference on Embedded Networked Sensor Systems, Nov. 2016.
- [38] K. Hong, J. Park, T. Kim, S. Kim, H. Kim, Y. Ko, J. Park, B. Burgstaller, and B. Scholz. TinyVM: An Energy-Efficient Execution Infrastructure for Sensor Networks. Technical report, Department of Computer Science, Yonsei University, 2009.
- [39] C.-H. A. Hsieh, J. C. Gyllenhaal, and W.-M. W. Hwu. Java Bytecode to Native Code Translation: The Caffeine Prototype and Preliminary Results. *MICRO-29: Proceedings of the Twenty-Ninth Annual IEEE/ACM International Symposium on Microarchitecture*, Dec. 1996.
- [40] D. Hughes, K. Thoelen, J. Maerien, N. Matthys, W. Horre, J. Del Cid, C. Huygens, S. Michiels, and W. Joosen. LooCI: The Loosely-coupled Component Infrastructure. NCA '12: Proceedings of the Eleventh IEEE International Symposium on Network Computing and Applications, Aug. 2012.
- [41] C. Intanogonwiwat, R. Govindan, and D. Estrin. Directed Diffusion: A Scalable and Robust Communication Paradigm for Sensor Networks. *MobiCom '00 Proceedings of the Sixth Annual International Conference on Mobile Computing and Networking*, Aug. 2000.
- [42] K. Ishizaki, M. Kawahito, T. Yasue, H. Komatsu, and T. Nakatani. A Study of Devirtualization Techniques for a JavaTM Just-In-Time Compiler. *OOPSLA '00*:

- Proceedings of the Fifteenth ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications, Oct. 2000.
- [43] J. Koshy and R. Pandey. VM*: Synthesizing Scalable Runtime Environments for Sensor Networks. SenSys '05: Proceedings of the Third International Conference on Embedded Networked Sensor Systems, Nov. 2005.
- [44] A. Krall. Efficient JavaVM Just-in-Time Compilation. *PACT '98: Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques*, Oct. 1998.
- [45] R. Kumar, E. Kohler, and M. Srivastava. Harbor: software-based memory protection for sensor nodes. *IPSN '07: Proceedings of the Sixth International Symposium on Information Processing in Sensor Networks*, Apr. 2007.
- [46] K. Langendoen, A. Baggio, and O. Visser. Murphy Loves Potatoes: Experiences from a Pilot Sensor Network Deployment in Precision Agriculture. *IPDPS '06: Twentieth International Parallel and Distributed Processing Symposium*, Apr. 2006.
- [47] B. Latré, P. De Mil, I. Moerman, B. Dhoedt, P. Demeester, and N. Van Dierdonck. Throughput and Delay Analysis of Unslotted IEEE 802.15.4. *Academy Publisher Journal of Networks*, 1(1), May 2006.
- [48] P. Levis and D. Culler. Maté: A Tiny Virtual Machine for Sensor Networks. *ASPLOS X: Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems*, Oct. 2002.
- [49] P. Levis, D. Gay, and D. Culler. Active Sensor Networks. NSDI '05: Proceedings of the Second conference on Symposium on Networked Systems Design & Implementation, May 2005.
- [50] P. Levis, S. Madden, J. Polastre, R. Szewczyk, K. Whitehouse, A. Woo, D. Gay, J. Hill, M. Welsh, E. Brewer, and D. Culler. TinyOS: An Operating System for Sensor Networks. *Springer Verlag Ambient Intelligence*, 2005.

- [51] K.-J. Lin, N. Reijers, Y.-C. Wang, C.-S. Shih, and J. Y. Hsu. Building Smart M2M Applications Using the WuKong Profile Framework. *iThings '13: Proceedings of the IEEE International Conference on Internet of Things*, Aug. 2013.
- [52] T. Lindholm, F. Yellin, G. Bracha, and A. Buckley. *The Java® Virtual Machine Specification Java SE 9 Edition*. Aug. 2017.
- [53] H. Liu, T. Roeder, K. Walsh, R. Barr, and E. G. Sirer. Design and Implementation of a Single System Image Operating System for Ad Hoc Networks. *MobiSys '05: Proceedings of the Third International Conference on Mobile Systems, Applications, and Services*, June 2005.
- [54] K. Lorincz, B.-r. Chen, G. W. Challen, A. R. Chowdhury, S. Patel, P. Bonato, and M. Welsh. Mercury: A Wearable Sensor Network Platform for High-Fidelity Motion Analysis. SenSys '09: Proceedings of the Seventh International Conference on Embedded Networked Sensor Systems, Nov. 2009.
- [55] K. Lorincz and M. Welsh. MoteTrack: A Robust, Decentralized Approach to RF-Based Location Tracking. http://www.eecs.harvard.edu/~konrad/projects/motetrack, 2006.
- [56] K. Lorincz and M. Welsh. MoteTrack: a robust, decentralized approach to RF-based location tracking. *Springer Personal and Ubiquitous Computing*, 11(6), Aug. 2007.
- [57] S. R. Madden, M. J. Franklin, J. M. Hellerstein, and W. Hong. TinyDB: An Acquisitional Query Processing System for Sensor Networks. ACM Transactions on Database Systems, 30(1), Mar. 2005.
- [58] A. Mainwaring, J. Polastre, R. Szewczyk, D. Culler, and J. Anderson. Wireless Sensor Networks for Habitat Monitoring. WSNA '02: Proceedings of the First ACM International Workshop on Wireless Sensor Networks and Applications, Sept. 2002.
- [59] F. Marcelloni and M. Vecchio. An Efficient Lossless Compression Algorithm for Tiny Nodes of Monitoring Wireless Sensor Networks. *The Computer Journal*, 52(8), Nov. 2009.

- [60] Microchip Technology. AVR Instruction Set Manual. 1997.
- [61] Microchip Technology. 8-bit Atmel Microcontroller with 128KBytes In-System Programmable Flash ATmega128 ATmega128L. 2011.
- [62] G. Muller, B. Moura, F. Bellard, and C. Consel. Harissa: A Flexible and Efficient Java Environment Mixing Bytecode and Compiled Code. *COOTS '97: Proceedings of the Third USENIX Conference on Object-Oriented Technologies*, June 1997.
- [63] R. Müller, G. Alonso, and D. Kossmann. A Virtual Machine for Sensor Networks. EuroSys '07: Proceedings of the Second ACM SIGOPS/EuroSys European Conference on Computer Systems, Mar. 2007.
- [64] D. Niculescu and B. Nath. Ad hoc positioning system (APS). *GLOBECOM '01: IEEE Global Telecommunications Conference*, Nov. 2001.
- [65] Oracle. Connected Limited Device Configuration (CLDC); JSR 139. http://www.oracle.com/technetwork/java/cldc-141990.html, Feb. 2005.
- [66] PhysioNet. PTB Diagnostic ECG Database (ptbdb). https://www.physionet.org/cgi-bin/atm/ATM. First 256 samples from the following dataset. Database: PTB Diagnostic ECG Database (ptbdb), Record: patient001/s0010_re, Signals: i, Length: 10s, Time format: samples, Data format: raw ADC units.
- [67] K. Pister. On the Limits and Applications of MEMS Sensor Networks. UC Berkeley, 2001.
- [68] J. Polastre, R. Szewczyk, and D. Culler. Telos: Enabling Ultra-Low Power Wireless Research. IPSN '05: Proceedings of the Fourth International Symposium on Information Processing in Sensor Networks, Apr. 2005.
- [69] T. A. Proebsting, G. Townsend, P. Bridges, J. H. Hartman, T. Newsham, and S. A. Watterson. Toba: Java For Applications A Way Ahead of Time (WAT) Compiler.

- COOTS '97: Proceedings of the Third USENIX Conference on Object-Oriented Technologies, June 1997.
- [70] A. S. A. Quadri and B. Othman Sidek. An Introduction to Over-the-Air Programming in Wireless Sensor Networks. *International Journal of Computer Science & Network Solutions*, 2(2), Feb. 2014.
- [71] N. Reijers and K. Langendoen. Efficient Code Distribution in Wireless Sensor Networks. WSNA '03: Proceedings of the Second ACM International Workshop on Wireless Sensor Networks and Applications, Sept. 2003.
- [72] N. Reijers, K. J. Lin, Y. C. Wang, C. S. Shih, and J. Y. Hsu. Design of an Intelligent Middleware for Flexible Sensor Configuration in M2M Systems. *SENSORNETS*'13: Second International Conference on Sensor Networks, Feb. 2013.
- [73] C. Savarese, J. Rabaey, and K. Langendoen. Robust Positioning Algorithms for Distributed Ad-Hoc Wireless Sensor Networks. *USENIX Annual Technical Conference*, Apr. 2002.
- [74] A. Savvides, H. Park, and M. B. Srivastava. The Bits and Flops of the N-hop Multilateration Primitive For Node Localization Problems. *WSNA '02: Proceedings of the First ACM International Workshop on Wireless Sensor Networks and Applications*, Sept. 2002.
- [75] N. Shaylor, D. N. Simon, and W. R. Bush. A Java Virtual Machine Architecture for Very Small Devices. LCTES '03: Proceedings of the ACM SIGPLAN Conference on Language, Compiler, and Tool for Embedded Systems, June 2003.
- [76] N. A. Simakov, M. D. Innus, M. D. Jones, J. P. White, S. M. Gallo, R. L. DeLeon, and T. R. Furlani. Effect of Meltdown and Spectre Patches on the Performance of HPC Applications. Jan. 2018. arXiv:1801.04329.
- [77] D. Simon, C. Cifuentes, D. Cleal, J. Daniels, and D. White. JavaTM on the bare metal of wireless sensor devices: the squawk Java virtual machine. *VEE '06: Proceedings*

- of the Second International Conference on Virtual Execution Environments, June 2006.
- [78] P. H. Su, J. Y.-J. Hsu, K.-J. Lin, Y.-C. Wang, and C.-S. Shih. Decentralized Fault Tolerance Mechanism for Intelligent IoT/M2M Middleware. *IEEE World Forum for Internet of Things*, Mar. 2014.
- [79] T. Suganuma, T. Ogasawara, M. Takeuchi, T. Yasue, M. Kawahito, K. Ishizaki, and T. Nakatani. Overview of the IBM Java Just-in-Time Compiler. *IBM Systems Jour-nal*, 39(1), Jan. 2000.
- [80] Team libtom. LibTomCrypt. http://www.libtom.net/LibTomCrypt, 2017.
- [81] Texas Instruments. MSP430x1xx Family User's Guide (slau049f). 2006.
- [82] Texas Instruments. MSP430F15x, MSP430F16x, MSP430F161x MIXED SIGNAL MICROCONTROLLER (SLAS368G). 2011.
- [83] The Embedded Microprocessor Benchmark Consortium. CoreMark 1.0. http://www.eembc.org/coremark, 2009.
- [84] B. L. Titzer. Virgil: Objects on the Head of a Pin. OOPSLA '06: Proceedings of the Twenty-First ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications, Oct. 2006.
- [85] B. L. Titzer, D. K. Lee, and J. Palsberg. Avrora: Scalable Sensor Network Simulation with Precise Timing. *IPSN '05: Proceedings of the Fourth International Symposium on Information Processing in Sensor Networks*, Apr. 2005.
- [86] P. Tyma. Why are we using Java again? *Communications of the ACM*, 41(6), June 1998.
- [87] UCLA Networked & Embedded Systems Laboratory. SOS operating system. https://github.com/nesl/sos-2x, 2009.

- [88] T. van Dam and K. Langendoen. An Adaptive Energy-Efficient MAC Protocol for Wireless Sensor Networks. SenSys '03: Proceedings of the First International Conference on Embedded Networked Sensor Systems, Nov. 2003.
- [89] R. Wahbe, S. Lucco, T. E. Anderson, and S. L. Graham. Efficient software-based fault isolation. SOSP '93: Proceedings of the Fourteenth ACM Symposium on Operating Systems Principles, Dec. 1993.
- [90] A. Wang, Y.-T. Huang, C.-T. Lee, H.-P. Hsu, and P. H. Chou. EcoBT: Miniature, Versatile Mote Platform Based on Bluetooth Low Energy Technology. *iThings '14: Proceedings of the IEEE International Conference on Internet of Things*, Sept. 2014.
- [91] B. Warneke, M. Last, B. Liebowitz, and K. S. J. Pister. Smart Dust: Communicating with a Cubic-Millimeter Computer. *IEEE Computer*, 34(1), Jan. 2001.
- [92] N. Weerasinghe and G. Coulson. Lightweight module isolation for sensor nodes. MobiVirt '08: Proceedings of the First Workshop on Virtualization in Mobile Computing, June 2008.
- [93] M. Weiser. The Computer for the 21st Century. Scientific American, Sept. 1991.
- [94] G. Werner-Allen, K. Lorincz, J. Johnson, J. Lees, and M. Welsh. Fidelity and Yield in a Volcano Monitoring Sensor Network. *OSDI '06: Proceedings of the Seventh Symposium on Operating Systems Design and Implementation*, Nov. 2006.
- [95] D. Wheeler and R. Needham. Correction to xtea. Technical report, Computer Laboratory, University of Cambridge, Oct. 1998.
- [96] I. Wirjawan, J. Koshy, R. Pandey, and Y. Ramin. Balancing Computation and Code Distribution Costs: The Case for Hybrid Execution in Sensor Networks. *Elsevier Ad Hoc Networks*, 6(8), Nov. 2008.
- [97] W. Ye, J. Heidemann, and D. Estrin. An Energy-Efficient MAC Protocol for WirelessSensor Networks. *INFOCOM '02: Twenty-First Annual Joint Conference of the IEEE Computer and Communications Societies*, June 2002.

[98] Y. Zhang, M. Yang, B. Zhou, Z. Yang, W. Zhang, and B. Zang. Swift: A Register-based JIT Compiler for Embedded JVMs. *VEE '12: Proceedings of the Eighth International Conference on Virtual Execution Environments*, Mar. 2012.