
Val


Ins

Kern

Neu

★ Neur





Command and Parameters

| 31 | 29 | 28 | 25 | 24 | 21 | 20 | 17 | 16 | 13 | 12 | 9 | 8 | 5 | 4 3 | 3 2 | 0 |
|-----|----|----|----|----|----|----|----|----|----|----|----|---|---|-----|------|------|
| Mod | de | | Tm | | Tn | | Tj | | Tj | | Tr | Т | c | Poc | Rese | rved |

Mode: Nop

Load 1: Load kernel and neuron data from off-chip memory to on-chip outer buffer.

Load 2: Load kernel and neuron data from outer buffer to local store in PE.


Clear: Clear all settings and data.


Size

| 0.10 | | | | |
|----------|---|---|---|---|
| 31 | 7 | 6 | | 0 |
| Reserved | | | L | |


Neuron Size


Kernel Buffer





Neuron Buffer 1







PE column 0

PE column 1

PE column 2


PE column 3






Example:

(Tm, Tn, Ti, Tj, Tr, Tc) = (2, 1, 1, 4, 1, 2)







(1, 2)


(1, 0)


(1, 1)

(1, 3)











Algorithm Kernel Control


Ini



clock


clock







Neuron Buffer 2










 T_m,T_n












Example:


(Tm, Tn, Ti, Tj, Tr, Tc) = (2, 1, 1, 4, 1, 2)





Kernel Local Store





(1, 0)

Neuron

Local Store

Kernel

Local Store

PE

(1, 1)

Neuron

Local Store

I_(0, 5)

 $K_{(0, 3)}$

 ${\bf I}_{(0,\ 1)}$

I_(0, 5)

 $K_{(0, 2)}$

Consider PE column , and Ti

Decrease every clock.

 $\boldsymbol{I}_{\scriptscriptstyle{(0,\,9)}}$

 $K_{(0, 1)}$

 $K_{(0, 0)}$

I_(0, 13)

 $K_{(0, 3)}$

--> clock


clock


clock


clock

→ clock

clock







clock

clock