# **Computer Organization, Spring 2021**

### **Lab6-Cache Simulator**

Due: 2021/06/15

#### 1. Goal


Cache Performance is important for system performance. In order to understand the performance difference between different cache architectures, you are asked to simulate direct mapped and n-way set associative cache behaviors and written in C++ style.

### 2. Cache implementation

### a. Direct-mapped cache (60%)

Implement a direct-mapped cache simulator and named it "direct\_mapped\_cache.cpp. Please show your (1) output results table, (2) draw a graph as following example into your report, and (3) explain the reason raise or decrease of miss rate.


Miss rate		Block size (Byte)				
		16	32	64	128	256
Cache size (Byte)	4k					
	16k					
	64k					
	256k					



## b. Set-associative cache (30%)

Implement an n-way set-associative cache simulator using LRU (Least-Recently Used) with block size = 64 bytes and named it "set\_associative\_cache.cpp". LRU is a cache replacement policy that discards the least recently used items first. Take "testcase.txt" as inputs of the simulator and then run it. Please show your (1) output results table, (2) draw a graph as following example into your report, and (3) explain the reason raise or decrease of miss rate.

Miss rate		Associativity (Block size:64B)						
		1-way	2-way	4-way	8-way			
Cache size (Byte)	1k							
	2k							
	4k							
	8k							
	16k							
	32k							



#### 3. Grade

- (1) Direct mapped cache: 60 points
- (2) Set associative cache: 30 points
- (3) Report: 10 points
- (4) Late submission: 30 percent penalty per week
- (5) No plagiarism, or you will get 0 point.

#### 4. Hand in format

#### (10% grade penalty if not follow the format)

- Please only included two CPP files
  - 1. direct\_mapped\_cache.cpp
  - 2. set\_associative\_cache.cpp
- Report (report.docx or report.pdf)