
R1 12K O TP1 C1 C3 C4 U2A 74HC74 U3A Latch C2 47uF 12V 74HC00 J1 Iα U2B 74HC74 TP3 \_\_\_1 VCC 74HC4024 SW\_DIP\_x08 -NMI O TP2 Clk 4 -PGEN-WR 5 CPU-CLK -RST 7 GND O TP4 GND

The Z80 samples the  $-{\sf NMI}$  line on the rising edge of the last clock pulse of the previous instruction. So using the same clock the 4024 clocks on the 'negative transition' so we are not running into a race hazard.

The second latch will not set until all the selected bits are high so the switches read the number of T-states after the latch was set. As OUT (C),A; POP AF; RET is 32 T-states I anticipate needing a value about 30 depending where in the OUT the port actually sets. With 7 bits we can do 0-127.

Since a NOP is 4 T-states I would anticipate the best moment to hit it would be 2 T-states into the instruction we are single stepping.



NigSoft	
Sheet:	
File: Z80singlestep.kicad_sch	D

Title: Z80 Single Step Adapter			
Size: A4	Date:		Rev:
KiCad E.D.A. I	icad 7.0.1		ld: 1/1

2 3

ld: 1/1