

Datasheet

Features and Benefits

- Absolute Rotary & Linear Position Sensor IC
- Triaxis[®] Hall Technology
- Simple Magnetic Design
- Programmable Transfer Characteristic (Multi-Points – Piece-Wise-Linear)
- Selectable Output Mode: Analog (Ratiometric)– Pulse Width Modulation (PWM)
- 12 bit Resolution 10 bit Thermal Accuracy
- Open/Short Diagnostics
- On Board Diagnostics
- Over-Voltage Protection
- Under-Voltage Detection
- 48 bit ID Number option
- Automotive Temperature Range
- AEC-Q100 Qualified
- Single Die SOIC-8 Package RoHS Compliant
- Dual Die (Full Redundant) TSSOP-16 Package RoHS Compliant
- Thermal Offset correction




SOIC-8



TSSOP-1

Applications

- Absolute Rotary Position Sensor
- Absolute Linear Position Sensor
- Pedal Position Sensor
- Steering Wheel Position Sensor
- Throttle Position Sensor
- Float-Level Sensor
- Ride Height Position Sensor
- Non-Contacting Potentiometer




Description

The MLX90365 is a monolithic sensor IC sensitive to the flux density applied orthogonally and parallel to the IC surface.

The MLX90365 is sensitive to the three components of the flux density applied to the IC (i.e. B_X , B_Y and B_Z). This allows the MLX90365 with the correct magnetic circuit to decode the absolute position of any moving magnet (e.g. rotary position from 0 to 360 Degrees or linear displacement, stroke). It enables the design of novel generation of non-contacting position sensors that are frequently required for both automotive and industrial applications.

MLX90365 reports a programmable ratiometric analog output signal compatible with any resistive potentiometer or programmable linear Hall sensor. Through programming, the MLX90365 provides also a digital PWM (Pulse Width Modulation) output characteristic.







Contents

Features and Benefits	1
Applications	1
Description	1
1. Ordering Information	4
2. Functional Diagram	6
3. Glossary of Terms	6
4. Pinout	7
5. Absolute Maximum Ratings	8
6. Electrical Specification	9
7. Isolation Specification	11
8. Timing Specification	12
ANALOG OUTPUT	12
PWM OUTPUT	13
9. Accuracy Specification	14
9.1. ANALOG OUTPUT	14
9.2. PWM OUTPUT	15
10. Magnetic Specification	18
11. CPU & Memory Specification	18
12. Traceability Information	18
13. End-User Programmable Items	19
14. Description of End-User Programmable Items	21
14.1. Output modes	21
14.1.1. OUT mode	21
14.1.2. PWM Output Mode	22
14.2. Output Transfer Characteristic	22
14.2.1. Enable scaling Parameter (only for LNR type 4 pts)	23
14.2.2. CLOCKWISE Parameter	24
14.2.3. Discontinuity Point (or Zero Degree Point)	24
14.2.4. 4-Pts LNR Parameters	24
14.2.5. 17-Pts LNR Parameters	25
14 2 6 CLAMPING Parameters	26

Datasheet



	14.2.7. Thermal Ouput Offset correction Specific to AxE version	. 26
	14.3. Identification	. 28
	14.4. Lock	. 28
	14.5. Sensor Front-End	. 28
	14.5.1. MAPXYZ	. 29
	14.5.2. SMISM, k and SEL_k Parameters	. 29
	14.5.3. GAINMIN and GAINMAX Parameters	. 29
	14.6. Filter	.30
	14.6.1. Hysteresis Filter	.30
	14.6.2. FIR Filters	.30
	14.7. Programmable Diagnostic Settings	.31
	14.7.1. DIAG mode	.31
	14.7.2. DIAG Level	.31
	14.7.3. Field Strength Diagnostic	.31
	14.7.4. PWM Diagnostic	.31
	14.7.5. Diagnostic Features	.32
	14.8. EEPROM endurance	.32
15	5. Self Diagnostic	.32
16	5. Recommended Application Diagrams	.36
	16.1. MLX90365 in SOIC-8 Package	.36
	16.2. MLX90365 in TSSOP-16 Package	. 37
17	7. Standard information regarding manufacturability of Melexis products with different soldering processes	
18	3. ESD Precautions	. 39
19	9. Package Information	.40
	19.1. SOIC-8 - Package Dimensions	.40
	19.2. SOIC-8 - Pinout and Marking	.41
	19.3. SOIC-8 - Sensitive spot positioning	.41
	19.4. TSSOP-16 - Package Dimensions	.43
	19.5. TSSOP-16 - Pinout and Marking	. 44
	19.6. TSSOP-16 - Sensitive spot positioning	. 44
20). Disclaimer	. 46
21	L. Contact	. 46



1. Ordering Information

Product Code	Temperature	Package	Option Code	Packing Form	Comment
MLX90365	Е	DC	ABD-000	RE	Not recommended for new design
MLX90365	Е	GO	ABD-000	RE	Not recommended for new design
MLX90365	K	DC	ABD-000	RE	Not recommended for new design
MLX90365	K	GO	ABD-000	RE	Not recommended for new design
MLX90365	L	DC	ABD-000	RE	Not recommended for new design
MLX90365	L	GO	ABD-000	RE	Not recommended for new design
MLX90365	L	DC	ABD-200	RE	Not recommended for new design
MLX90365	L	DC	ABE-000	RE	Not recommended for new design
MLX90365	L	GO	ABE-000	RE	Not recommended for new design
MLX90365	Е	DC	ACD-000	RE	
MLX90365	Е	GO	ACD-000	RE	
MLX90365	K	DC	ACD-000	RE	
MLX90365	K	GO	ACD-000	RE	
MLX90365	L	DC	ACD-000	RE	
MLX90365	L	GO	ACD-000	RE	
MLX90365	L	DC	ACD-200	RE	
MLX90365	L	DC	ACE-000	RE	
MLX90365	L	GO	ACE-000	RE	

REVISION 5.9 – OCT 2018 Page 4 of 46



Legend:

Temperature Code:	E: from -40 Deg.C to 85 Deg.C				
Temperature code.	K: from -40 Deg.C to 125 Deg.C				
	L: from -40 Deg.C to 150 Deg.C				
Package Code:	"DC" for SOIC-8 package				
rackage code.	"GO" for TSSOP-16 package (dual die)				
Option Code:	AXX-xxx: die version				
Option code.	ABD-xxx: not recommended for new design				
	ABE-xxx: not recommended for new design				
	ACD-xxx: Standard Version				
	ACE-xxx: Standard Version with thermal offset correction				
	XXX-000 – Standard				
	XXX-200 – Preprogrammed – See section End-User Programmable Items				
Packing Form:	"RE" for Reel				
r deking r orm.	"TU" for Tube				
Ordering Example:	MLX90365EDC-ACD-000-RE				

Table 1 – Legend

REVISION 5.9 – OCT 2018 Page 5 of 46



2. Functional Diagram




Figure 1 – Block Diagram

3. Glossary of Terms

Gauss (G), Tesla (T)	Units for the magnetic flux density - 1 mT = 10 G
TC	Temperature Coefficient (in ppm/Deg.C.)
NC	Not Connected
ADC	Analog-to-Digital Converter
LSB	Least Significant Bit
MSB	Most Significant Bit
DNL	Differential Non-Linearity
INL	Integral Non-Linearity
RISC	Reduced Instruction Set Computer
ASP	Analog Signal Processing
DSP	Digital Signal Processing
ATAN	Trigonometric function: arctangent (or inverse tangent)
IMC	Integrated Magneto-Concentrator (IMC®)
CoRDiC	Coordinate Rotation Digital Computer (i.e. iterative rectangular-to-polar transform)
EMC	Electro-Magnetic Compatibility

FE	Falling Edge
RE	Rising Edge
FW	Firmware
HW	Hardware
PWM	Pulse Width Modulation
%DC	Ratio Ton / Tperiod where Ton is the high state duration and Tperiod is the duration of 1 pwm period
DAC	Digital to Analog Converter
MT3V	More than 3V Condition (when VDD >3V with 0.1V hysteresis)
MT4V	More than 4V Condition (when VDD <4V with 0.1V hysteresis)
LSD	Low Side Driver = Open drain N
PP	Push-Pull

Table 2 – Glossary of Terms

REVISION 5.9 – OCT 2018 Page 6 of 46



4. Pinout

PIN	SOIC-8	TSSOP-16
1	VDD	V_{DIG_1}
2	Test 0	Vss ₁ (Ground ₁)
3	Test 2	V_{DD_1}
4	Not Used	Test 0 ₁
5	Оит	Test 2 ₂
6	Test 1	OuT ₂
7	VDIG	Not Used ₂
8	Vss (Ground)	Test 1 ₂
9		V_{DIG_2}
10		Vss ₂ (Ground ₂)
11		Vdd_2
12		Test 0 ₂
13		Test 2 ₁
14		Not Used ₁
15		Out ₁
16		Test 1 ₁

For optimal EMC behavior, it is recommended to connect the unused pins (Not Used and Test) to the Ground (see section 16).

REVISION 5.9 – OCT 2018 Page 7 of 46



5. Absolute Maximum Ratings

Parameter	Value
Supply Voltage, VDD (overvoltage)	+ 24 V
Reverse Voltage Protection	– 12 V (breakdown at -14 V)
Positive Output Voltage	+ 18 V (breakdown at 24 V)
Output Current (IOUT)	+ 30 mA (in breakdown)
Reverse Output Voltage	– 0.3 V
Reverse Output Current	– 50 mA (in breakdown)
Operating Ambient Temperature Range, T _A	− 40 + 150 Deg.C
Storage Temperature Range, T _S	− 40 + 150 Deg.C
Magnetic Flux Density	±1T

Exceeding the absolute maximum ratings may cause permanent damage. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

REVISION 5.9 – OCT 2018 Page 8 of 46



6. Electrical Specification

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Nominal Supply Voltage	VDD		4.5	5	5.5	V
Supply Current ⁽¹⁾	IDD	Power saving Enabled Power saving Disabled		6 8	10 ⁽²⁾	mA
Isurge Current ⁽³⁾	Isurge				20	mA
Power-On reset (rising)	HPOR_LH	Refer to internal voltage Vdig	2	2.25	2.5	V
Power-On reset Hysteresis	HPOR_Hyst		50		200	mV
Start-up Level (rising)	MT4V LH		3.8	4.0	4.2	V
Start-up Hysteresis	MT4V Hyst		50		200	mV
PTC Entry Level (rising)	MT7V_LH		5.8	6.2	6.6	V
PTC Entry Level Hysteresis	MT7V_Hyst		50		200	mV
Output Short Circuit Current	I _{short}	Vout = 0 V Vout = 5 V Vout = 18 V (T _A = 25Deg.C)			15 15 18	mA mA
Output Load Analog	R_{L}	Pull-down to Ground Pull-up to 5V	4.7 4.7	10 10		k Ω
Output Load PWM	R_{L_PWM}	Pull-down to Ground Pull-up to 5V	1 1			k Ω
Analog Saturation Output Level	Vsat_lo	Pull-up load $R_L \geq 10~k\Omega$ to 5 V Pull-up load $R_L \geq 5~k\Omega$ to 18V		0.5 2	2	%VDD
	Vsat_hi	Pull-down load $R_L \geq 5~k\Omega$ Pull-down load $R_L \geq 10~k\Omega$	95 97.5	97 98.5		%VDD

REVISION 5.9 – OCT 2018 Page 9 of 46

¹ For the dual version, the supply current is multiplied by 2.

² To reach 10mA, the power saving option should be enabled. This option switches off and on internal blocks dynamically. It can be disabled in case of extreme emission requirements or if an analog output is required with a resistor on either supply or output line. 3 The specified value is valid during early start-up time only; the current might dynamically exceed the specified value, shortly, during the Start-up phase.





Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Digital Saturation Level Open drain Output (R _{L_PWM} to VPU ⁽⁴⁾)	Vo_min	Pull-up load $R_{L_PWM}=1~k\Omega$ to 5V Pull-up load $R_{L_PWM}=1~k\Omega$ to 14V Pull-up load $R_{L_PWM}=1~k\Omega$ to 18V Pull-up load $R_{L_PWM}<5.6~k\Omega$ to 5V Pull-up load $R_{L_PWM}<5.6~k\Omega$ to 14V Pull-up load $R_{L_PWM}<5.6~k\Omega$ to 18V	98 95 90 96 85 73			%V _{PU} ⁽⁴⁾
Active Diagnostic Output Level	Dsat_lo	Pull-up load $R_L \geq 10~k\Omega$ to 5 V Pull-up load $R_L \geq 5~k\Omega$ to 18V		0.5	2	%VDD
Digital Saturation Output Level	Dsat_hi	Pull-down load $R_L \geq 5~k\Omega$ Pull-down load $R_L \geq 10~k\Omega$	95 97.5	97 98.5		%VDD
	BVssPD ⁽⁶⁾	Broken Vss & $ \label{eq:Pull-down} \mbox{Pull-down load } R_L \geq 5 \ \mbox{k} \Omega $ $ \mbox{Pull-down load } R_L \geq 10 \ \mbox{k} \Omega $	95 97.5			%VDD
Passive Diagnostic Output Level	BVssPU	Broken Vss & $ \text{Pull-up load } R_L \! \geq \! 1k\Omega $	99.5	100		%VDD
(Broken Track Diagnostic)	BVDDPD	Broken VDD & $\label{eq:pull-down} \text{Pull-down load } R_L \geq 1 k \Omega$		0	0.5	%VDD
	BVDDPU	Broken VDD & $ \text{Pull-up load } R_L \geq 5k\Omega $			2	%VDD
Clamped Output Level	Clamp_lo	Programmable	0		100	%VDD ⁽⁷⁾
Clamped Output Level	Clamp_hi	Programmable	0		100	%VDD ⁽⁷⁾

As an illustration of the previous table, the MLX90365 fits the typical classification of the output span described on the Figure 2.

⁴ VPU being the pull-up voltage connected externally to the output through the pull-up resistor

⁵ For detailed information on diagnostics, see also section Self Diagnostic

⁶ In case the dual-die variant is used BVssPD level can be influenced. Refer to Technical note MLX90365_Broken_Vss_DualDie

⁷ Clamping levels need to be considered vs the saturation of the output stage (see Vsat_lo and Vsat_hi)






Figure 2 – Example of Output Span Classification for typical application

7. Isolation Specification

DC Operating Parameters at Nominal Supply Voltage (unless otherwise specified) and for T_A as specified by the Temperature suffix (E, K or L). Only valid for the package code GO i.e. dual die version.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Isolation Resistance		Between dice	4			ΜΩ

REVISION 5.9 – OCT 2018 Page 11 of 46

Datasheet



8. Timing Specification

ANALOG OUTPUT

DC Operating Parameters at Nominal Supply Voltage (unless otherwise specified) and for T_A as specified by the Temperature suffix (E, K or L).

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Main Clock Frequency	Ck	All contributors included thermal drift	12.6	13.3	14	MHz
Main Clock Frequency Thermal Drift	∆TCk				± 3%	Скиом
Refresh Rate	tper		275	290	305	μs
Step Response Time	Ts	Filter=0 ⁽⁸⁾ Filter=1 Filter=2		657 ⁽⁹⁾ 876 1095	896 1195 1494	μs
Watchdog	Twd		114.5	118	121.5	ms
Start-up Cycle	Tsu	Analog OUT Slew-rate excluded			5	ms
Analog OUT Slew-rate		Mode 1 from COUT = 47 nF to 330 nF	25	37		
		Mode 2 up to COUT = 10 nF	300	320		Maria
		Mode 3 up to COUT = 47 nF	17	19		V/ms
		Mode 4 up to COUT = 330 nF	1.8	2.5		

REVISION 5.9 – OCT 2018 Page 12 of 46

⁸ See section 14.6 for details concerning Filter parameter

⁹ This represents a theoretical average response time



PWM OUTPUT

DC Operating Parameters at Nominal Supply Voltage VDD = VPU (unless otherwise specified) and for T_A as specified by the Temperature suffix (E, K or L).

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
PWM Frequency	F_{PWM}	Programmable Range (PWM Output Enabled)	100		1000	Hz
		Initial Tolerance (25 Deg.C.)			± 2%	FPWM
		After EOL tuning (25 Deg.C.)			± 1%	FPWM
		Thermal/Lifetime drift			± 3%	FPWM
Start-up Cycle	Tsu	PWM OUT Slew-rate excluded 100Hz 250Hz 1000Hz		11.8 5.8 5.8	13 7 7	ms
Digital Output Rise Time		LSD – Mode 5 $4.7nF$, $R_L = 1 k\Omega$ PU $4.7nF$, $R_L = 10 k\Omega$ PU $10nF$, $R_L = 1 k\Omega$ PU PP – Mode 7 $4.7nF$, $R_L = 1 k\Omega$ PU $4.7nF$, $R_L = 10 k\Omega$ PU $10nF$, $R_L = 1 k\Omega$ PU		10 100 20 3 3 4	12 120 24 5 5 7	μs μs μs μs μs
Digital Output Fall Time		LSD – Mode 5 $4.7 nF$, $R_L = 1 k\Omega PU$ $4.7 nF$, $R_L = 10 k\Omega PU$ $10 nF$, $R_L = 1 k\Omega PU$ PP – Mode 7 $4.7 nF$, $R_L = 1 k\Omega PU$ $4.7 nF$, $R_L = 10 k\Omega PU$ $10 nF$, $R_L = 1 k\Omega PU$		2 2 4	3 3 7 3 3 7	μs μs μs μs μs

REVISION 5.9 – OCT 2018 Page 13 of 46



9. Accuracy Specification

9.1. ANALOG OUTPUT

DC Operating Parameters at Nominal Supply Voltage (unless otherwise specified) and for T_A as specified by the Temperature suffix (E, K or L).

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
ADC Resolution on the raw signals sine and cosine ⁽¹⁰⁾	RADC			15		bits
Thermal Offset Drift #1 ⁽¹¹⁾ at the DSP input (excl. DAC and output stage)		Temperature suffix E Temperature suffix K Temperature suffix L	-60 -60 -90		+60 +60 +90	LSB ₁₅
Thermal Offset Drift #2 (DAC and Output Stage)			-0.2		+0.2	%VDD
Thermal Drift of Sensitivity Mismatch ⁽¹²⁾		XY axis – Temp. suffix E XY axis – Temp.suffix K & L XZ (YZ) axis – Temp. suffix E XZ (YZ) axis – Temp. suffix K & L	- 0.3 - 0.5 -1 -1		+ 0.3 + 0.5 +1 +1	%
Magnetic Angle phase error		$T_A = 25^{\circ}C - XY$ axis $T_A = 25^{\circ}C - XZ$ axis $T_A = 25^{\circ}C - YZ$ axis	-0.3 -2 -2		0.3 2 2	Deg.
Thermal Drift of Magnetic Angle phase error		XY axis, XZ (YZ) axis		0.01		Deg.
XY – Intrinsic Linearity Error ⁽¹³⁾	Le	TA = 25°C – factory trim. "SMISM"	-1		1	Deg
XZ - Intrinsic Linearity Error ⁽¹³⁾	Le	$T_A = 25^{\circ}C - \text{"k" trimmed for XZ}$	-2.5	±1.2 5	+2.5	Deg

REVISION 5.9 – OCT 2018 Page 14 of 46

^{10 16} bits corresponds to 15 bits + sign. Internal computation is performed using 16 bits.

¹¹ For instance, in case of a rotary position sensor application, Thermal Offset Drift #1 equal \pm 60LSB₁₅ yields to max. \pm 0.3 Deg. angular error for the computed angular information (output of the DSP). This is only valid if k = 1.

¹² For instance, in case of a rotary position sensor application, Thermal Drift of Sensitivity Mismatch equal \pm 0.5% yields to max. \pm 0.15 Deg. angular error for the computed angular information (output of the DSP).

¹³ The Intrinsic Linearity Error refers to the IC itself (offset, sensitivity mismatch, orthogonality) taking into account an ideal rotating field for B_X and B_Y . Once associated to a practical magnetic construction and the associated mechanical and magnetic tolerances, the output linearity error increases. However, it can be improved with the multi-point end-user calibration.



Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
YZ - Intrinsic Linearity Error ⁽¹³⁾	Le	$T_A = 25^{\circ}C - \text{"k"}$ trimmed for YZ	-2.5	±1.2 5	+2.5	Deg
Analog Output Resolution	RDAC	12b DAC (Theoretical, Noise free)		0.02 5		%VDD/L SB12
		INL (before EOL calibration)	-4		+4	LSB12
		DNL	0.05	1	3	LSB12
Output stage Noise		Clamped Output		0.05	0.075	%VDD
Noise pk-pk ⁽¹⁴⁾		Filter = 0, 40mT Filter = 2, 20mT		0.10 0.10	0.2	Deg
Ratiometry Error		$4.5V \leq VDD \leq 5.5V$ $LT4V \leq VDD \leq MT7V$	-0.05 -0.1		+0.05 +0.1	%VDD

9.2. PWM OUTPUT

DC Operating Parameters at VDD = VPU = 5V (unless otherwise specified) and for T_A as specified by the Temperature suffix (E, K or L).

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
PWM Output Resolution	Rpwm	12 bits		0.025		%DC/
						LSB
PWM % DC Jitter	JDC	LSD – Mode5				
		100Hz, 4.7nF, RL = 1 kΩ PU		±0.003	±0.016	
		200Hz, 4.7nF, RL = 1 kΩ PU		±0.005	±0.02	
		1000Hz, 4.7nF, RL = 1 kΩ PU		±0.009	±0.035	
						%DC
		PP – Mode7				
		100Hz, 4.7nF, RL = 1 kΩ PU		±0.003	±0.016	
		200Hz, 4.7nF, RL = 1 kΩ PU		±0.005	±0.02	
		1000Hz, 4.7nF, RL = 1 kΩ PU		±0.009	±0.035	

REVISION 5.9 – OCT 2018 Page 15 of 46

¹⁴ Noise pk-pk (peak-to-peak) is here intended as 6 times the Noise standard Deviation. The application diagram used is described in the recommended wiring. For detailed information, refer to section Filter in application mode (Section 14.6).

Datasheet




Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
PWM Freq Jitter	JPWM	LSD – Mode5 $100\text{-}1000 \text{ Hz, } 4.7 \text{nF, } R_{\text{L}} = 1 \text{ k}\Omega$ PU $PP - \text{Mode7}$ $100\text{-}1000 \text{ Hz, } 4.7 \text{nF, } R_{\text{L}} = 1 \text{ k}\Omega$ PU		±0.04 ±0.04	±0.15 ±0.15	Hz
PWM % DC thermal drift		LSD – Mode5 $100\text{Hz}, \ 4.7\text{nF}, \ R_L = 1 \ k\Omega \ PU$ $200\text{Hz}, \ 4.7\text{nF}, \ R_L = 1 \ k\Omega \ PU$ $1000\text{Hz}, \ 4.7\text{nF}, \ R_L = 1 \ k\Omega \ PU$ $PP - \text{Mode7}$ $100\text{Hz}, \ 4.7\text{nF}, \ R_L = 1 \ k\Omega \ PU$ $200\text{Hz}, \ 4.7\text{nF}, \ R_L = 1 \ k\Omega \ PU$ $1000\text{Hz}, \ 4.7\text{nF}, \ R_L = 1 \ k\Omega \ PU$		±0.02 ±0.02 ±0.02 ±0.02 ±0.02	±0.03 ±0.03 ±0.05 ±0.03 ±0.03 ±0.05	%DC
PWM % DC Level drift (Trigger level= 25/50/75%)		LSD – Mode5 $100\text{Hz},\ 4.7\text{nF},\ R_L=1\ k\Omega\ PU$ $PP-Mode7$ $100\text{Hz},\ 4.7\text{nF},\ R_L=1\ k\Omega\ PU$		±0.1 ±0.05	±0.15	%DC
PWM % DC Level drift		100Hz – PP Application Diagram (see below) Rs = 0, 50, 100, 150 Ohm Tolerance on R \pm 20% Tolerance on C \pm 30%		±0.05	±0.1	%DC

Jitter is defined by \pm 3 σ for 1000 successive acquisitions with clamped output, see figure below.

REVISION 5.9 – OCT 2018 Page 16 of 46





Parameter	Symbol	Test Conditions
PWM Ton, Tpwm	Ton Tpwm	Trigger level = 50 % Vpp
Rise time, Fall time		10% and 90% of amplitude
Jitter	Jon Jpwm	$\pm3~\sigma$ for 1000 successive acquisitions
Duty Cycle	% DC	TON / TPWM

Figure 3 – MLX90365 PWM measurement conditions.

REVISION 5.9 – OCT 2018 Page 17 of 46



10. Magnetic Specification

DC Operating Parameters at Nominal Supply Voltage (unless otherwise specified) and for TA as specified by the Temperature suffix (E, K or L).

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Magnetic Flux Density	B _X , B _Y ⁽¹⁵⁾	$V[B_X^2 + B_Y^2]$			70 ⁽¹⁶⁾	mT
Magnetic Flux Density	B _z				126	mT
Magnetic Flux Norm	Norm	$V[B_X^2 + B_Y^2 + (B_z/1.2)^2]$	20 ⁽¹⁷⁾			mT
IMC Gain in X and Y (18)	GainIMC _{XY}		1.2	1.4	1.8	
IMC Gain in Z (18)	GainIMC _z		1.1		1.3	
k factor	k	GainIMC _{XY} / GainIMC _Z	1	1.2	1.5	
Magnet Temperature Coefficient	TCm		-2400		0	ppm/Deg.C

11. CPU & Memory Specification

The DSP is based on a 16 bit RISC µController. This CPU provides 2.5 Mips while running at 10 MHz.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
ROM				10		KB
RAM				384		В
EEPROM				128		В

12. Traceability Information

Every device contains a unique ID that is programmed by Melexis in the EEPROM. Melexis strongly recommends storing this value during the EOL (End-Of-Line) programming to ensure full traceability of the final product.

REVISION 5.9 – OCT 2018 Page 18 of 46

¹⁵ The condition must be fulfilled for at least one field BX or BY.

 $^{^{16}}$ Above 70 mT, the IMC $^{\circ}$ starts saturating yielding to an increase of the linearity error.

¹⁷ Below 20 mT, the performances slightly degrade due to a reduction of the signal-to-noise ratio, signal-to-offset ratio.

¹⁸ This is the magnetic gain linked to the Integrated Magneto Concentrator structure. This is the overall variation. Within one lot, the part to part variation is typically \pm 10% versus the average value of the IMC gain of that lot.

Datasheet



These parameters shall never be erased during the EOL programming.

Parameter	Comments	Default Values	Parameter # bit
MELEXISID1	Melexis identification reference	MLX	16
MELEXISID2	Melexis identification reference	MLX	16
MELEXISID3	Melexis identification reference	MLX	16

13. End-User Programmable Items

Parameter	Comments	Standard	PPAR	# bit
OUT mode	Define the output stage mode	1	1	3
DIAG mode	Diagnostic mode	7	7	3
DIAG Level	Diagnostic Level	0	0	1
MAPXYZ	Mapping fields for output angle	0	0	2
CLAMP_HIGH	Clamping High (50%)	50%	10%	16
CLAMP_LOW	Clamping Low (50%)	50%	90%	16
FILTER	Filter mode selection	0	1	2
SMISM	Sensitivity mismatch factor X,Y	MLX	MLX	15
k	Sensitivity mismatch factor X (Y) , Z	MLX	N/A	15
SEL_k	Affected signal component by k: B1 or B2 (in combination of MAPXYZ)	0	0	1
GAINMIN	Low threshold for virtual gain	00h	00h	8
GAINMAX	High threshold for virtual gain	28h	28h	8
GAINSATURATION	Gain Saturates on MIN and MAX	0h	0h	1
FIELDTHRESH_Low	Field limit under which a fault is reported	10mT	10mT	8
FIELDTHRESH_High	Field limit above which a fault is reported	FFh	FFh	8
PWM	PWM function	0h	N/A	1
PWMPOL	PWM polarity	0h	N/A	1
PWMT	PWM Frequency (trimmed at 200Hz)	MLX	N/A	8
DC_FAULT	PWM Duty Cycle if Fault	1h	N/A	8

REVISION 5.9 – OCT 2018 Page 19 of 46

Datasheet



Parameter	Comments	Standard	PPAR	# bit
DC_FTL	PWM Duty Cycle if Field Strength Too Low	1h	N/A	8
DC_WEAK	PWM Duty Cycle if Weak Magnet	1h	N/A	8
WEAKMAGTHRESH	Weak Magnet threshold Byte (1LSB = 1mT)	0h	N/A	8
DP	Discontinuity point	0h	0h	15
CW	Clock Wise	0h	0h	1
FHYST	Hysteresis filter	0h	0h	8
4POINTS	Selection of correction method 4 or 16 pts	1h	1h	1
LNR_S0	4pts – Initial Slope	0 %/deg	0 %/deg	16
LNR_A_X	4pts – AX Coordinate	0 deg	0 deg	16
LNR_A_Y	4pts – AY Coordinate	10 %	10 %	16
LNR_A_S	4pts – AS Coordinate	0.22%/deg	0.22%/deg	16
LNR_B_X	4pts – BX Coordinate	360 deg	360 deg	16
LNR_B_Y	4pts – BY Coordinate	100%	100%	16
LNR_B_S	4pts – BS Coordinate	0 %/deg	0 %/deg	16
LNR_C_X	4pts – CX Coordinate	360 deg	360 deg	16
LNR_C_Y	4pts – CY Coordinate	100%	100%	16
LNR_C_S	4pts – CS Coordinate	0 %/deg	0 %/deg	16
LNR_D_X	4pts – DX Coordinate	360 deg	360 deg	16
LNR_D_Y	4pts – DY Coordinate	100%	100%	16
LNR_D_S	4pts – DS Coordinate	0 %/deg	0 %/deg	16
W	17pts – Output angle range	0h	N/A	4
USERID1	Cust. ID reference	Bin1	Bin1	16
USERID2	Cust. ID reference	204h	3h	16
USERID3	Cust. ID reference	MLX	MLX	16
LNR_Yn	17pts – Y-coordinate point n (n = 2,1,216)	N/A	N/A	16
DIAG Settings	16 Bit Diagnostics enablling	FDFFh	4080h	16
CRC_DISABLE	Enable EERPOM CRC check (3131h= disable)	0h	0h	16

REVISION 5.9 – OCT 2018 Page 20 of 46

Datasheet



Parameter	Comments	Standard	PPAR	# bit
MEMLOCK	Write-protects USER/MLX EEPROM param.	0h	3h	2
ANGLEOFSSLOPECOLD	Temperature coefficient offset at cold temperatures For AxE only	0h	N/A	8
ANGLEOFSSLOPEHOT	Temperature coefficient offset at hot temperatures For AxE only	0h	N/A	8

Melexis strongly recommends checking the User Identification data (Parameters USERID) during EOL programming.

14. Description of End-User Programmable Items

14.1. Output modes

14.1.1. OUT mode

Defines the Output Stage mode (analog, digital, high-impedance, standby) in application.

Output mode[2:0]	Туре	Descriptions	Comments
0	Disable	Output HiZ	Not recommended
1	Analog	Analog Rail-to-Rail for Coutmin = 47nF	Analog Only (Default)
2	Analog	Analog Rail-to-Rail for Coutmax = 10nF	Analog Only
3	Analog	Analog Rail-to-Rail for Coutmax = 68nF	Analog Only
4	Analog	Analog Rail-to-Rail for Coutmax = 330nF	Analog Only
5	Digital	open drain NMOS	PWM
6	Digital	open drain PMOS	PWM
7	Digital	Push-Pull	PWM

REVISION 5.9 – OCT 2018 Page 21 of 46



14.1.2. PWM Output Mode

If PWM output mode is selected, the output signal is a digital signal with Pulse Width Modulation (PWM). The PWM polarity is selected by the PWMPOL parameter:

- PWMPOL = 1 for a low level at 100%
- PWMPOL = 0 for a high level at 100%

The PWM frequency is selected by the PWMT parameter. The following table provides typical code for different target PWM frequency and for both low and high speed modes.

PWM F (Hz)	PWMT (LSB) @13.3MHz	PWM res. (μs)	PWM res. (%)	PWM res. (bit)
100	44333	0.240	0.0024	15
250	17733	0.240	0.006	14
500	8866	0.240	0.012	13
1000	4433	0.240	0.024	12

Notes:

- A more accurate trimming can be performed to take into account initial tolerance of the main clock.
- The PWM frequency is subjected to the same tolerances as the main clock (see Δ TCk).

14.2. Output Transfer Characteristic

There are 2 different possibilities to define the transfer function (LNR):

- With 4 arbitrary points (defined on X and Y coordinates) and 5 slopes
- With 17 equidistant points for which only the Y coordinates are defined.

REVISION 5.9 – OCT 2018 Page 22 of 46



Parameter	LNR type	Value	Unit
CLOCKWISE	Both	$0 \rightarrow CounterClockWise$ $1 \rightarrow ClockWise$	LSB
DP	Both	0 359.9999	deg
LNR_A_X LNR_B_X LNR_C_X LNR_D_X	Only 4 pts	0 359.9999	deg
LNR_A_Y LNR_B_Y LNR_C_Y LNR_D_Y	Only 4 pts	0 100	%
LNR_SO LNR_A_S LNR_B_S LNR_C_S LNR_D_S	Only 4 pts	-17 0 17	%/deg
LNR_Y0 LNR_Y1 LNR_Y16	Only 17 pts	-50 + 150	%
W	Only 17 pts	65.5 360	Deg
CLAMP_LOW	Both	0 100	%
CLAMP_HIGH	Both	0 100	%
ANGLEOFSSLOPECOLD	Only AxE	0255	LSB
ANGLEOFSSLOPEHOT	Only AxE	0255	LSB

14.2.1. Enable scaling Parameter (only for LNR type 4 pts)

This parameter enables to scale LNR_x_Y from -50% - 150% according to the following formula

(Scaled Out)% $VDD = 2 \times Out\%VDD - 50\%$

REVISION 5.9 – OCT 2018 Page 23 of 46



14.2.2. CLOCKWISE Parameter

The CLOCKWISE parameter defines the magnet rotation direction.

- CCW is the defined by the 1-4-5-8 pin order direction for the SOIC-8 package and 1-8-9-16 pin order direction for the TSSOP-16 package.
- CW is defined by the reverse direction: 8-5-4-1 pin order direction for the SOIC-8 and 16-9-8-1 pin order direction for the TSSOP-16 package.

Refer to the drawing in the sensitive spot positioning sections (Section 19.3 and 19.6).

14.2.3. Discontinuity Point (or Zero Degree Point)

The Discontinuity Point defines the ODeg. point on the circle. The discontinuity point places the origin at any location of the trigonometric circle. The DP is used as reference for all the angular measurements.




Figure 4 - Discontinuity Point Positioning

14.2.4. 4-Pts LNR Parameters

The LNR parameters, together with the clamping values, fully define the relation (the transfer function) between the digital angle and the output signal.

The shape of the MLX90365 transfer function from the digital angle value to the output voltage is described by the drawing below. Six segments can be programmed but the clamping levels are necessarily flat.

Two, three, or even six calibration points are then available, reducing the overall non-linearity of the IC by almost an order of magnitude each time. Three to six calibration points will be preferred by customers looking for excellent non-linearity figures. Two-point calibrations will be preferred by customers looking for a cheaper calibration set-up and shorter calibration time.

REVISION 5.9 – OCT 2018 Page 24 of 46






Figure 5 - 4-Pts LNR Parameters

14.2.5. 17-Pts LNR Parameters

The LNR parameters, together with the clamping values, fully define the relation (the transfer function) between the digital angle and the output signal.

The shape of the MLX90365 transfer function from the digital angle value to the output voltage is described by the drawing below. In the 17-Pts mode, the output transfer characteristic is Piece-Wise-Linear (PWL).




Figure 6 - Input range from 65.5Deg. up to 360Deg.

All the Y-coordinates can be programmed from -50% up to +150% to allow clamping in the middle of one segment (like on the Figure 6), but the output value is limited to CLAMPLOW and CLAMPHIGH values.

REVISION 5.9 – OCT 2018 Page 25 of 46

Datasheet



Between two consecutive points, the output characteristic is interpolated.

The parameter W determines the input range on which the 17 points (16 segments) are uniformly spread:

W	Range	Δχ
0 (0000b)	360.0deg	22.5deg
1	320.0deg	20.0deg
2	288.0deg	18.0deg
3	261.8deg	16.4deg
4	240.0deg	15.0deg
5	221.5deg	13.8deg
6	205.7deg	12.9deg
7	192.0deg	12.0deg

W	Range	Δχ
8	180.0deg	11.3deg
9	144.0deg	9.0deg
10	120.0deg	7.5deg
11	102.9deg	6.4deg
12	90.0deg	5.6deg
13	80.0deg	5.0deg
14	72.0deg	4.5deg
15 (1111b)	65.5deg	4.1deg

Outside of the selected range, the output will remain in clamping levels.

14.2.6. CLAMPING Parameters

The clamping levels are two independent values to limit the output voltage range. The CLAMPLOW parameter adjusts the minimum output voltage level. The CLAMPHIGH parameter sets the maximum output voltage level. Both parameters have 16 bits of adjustment and are available for both LNR modes. In analog mode, the resolution will be limited by the D/A converter (12 bits) to 0.024%VDD. In PWM mode, the resolution will be 0.024%pc

14.2.7. Thermal Ouput Offset correction Specific to AxE version

On the version 90365AxE, the two parameters ANGLEOFSSLOPEHOT and ANGLEOFSSLOPECOLD, defined in the section 13, enable to add, to the ouput an offset depending on the measured temperature depicted in the Figure 7.

REVISION 5.9 – OCT 2018 Page 26 of 46






Figure 7 - Input range from -40Deg.C up to 150Deg.C

The thermal offset is added before the clamping (see section 14.2.6). The span of this offset is +5.63/-3.37% of the full output scale. The added thermal offset varies with temperature see the equation below and the thermal coefficient is defined separately before (used coefficient ANGLEOFSSLOPECOLD) and after 35°C (used coefficient ANGLEOFSSLOPEHOT).

If temperature is higher than 35°C then:

output <= output - ΔT * ANGLEOFSSLOPEHOT

If temperature is lower than 35°C then:

output <= output - ΔT * ANGLEOFSSLOPECOLD

Where output is the calculated output adjusted by the thermal correction offset ΔT * ANGLEOFSSLOPECOLD. Where ΔT is the difference between current temperature and reference temperature 35degreeC. The output correction capability at hot and room (extreme temperature and maximum value of ANGLEOFSSLOPEHOT and ANGLEOFSSLOPECOLD) are given in the table below.

Parameter	min	typ	max	Unit
Output correction correction capability at 160DegC	5%	5.62%		of Full span
Output correction correction capability at -40DegC	3.09%	-3.372%		of Full span

REVISION 5.9 – OCT 2018 Page 27 of 46



14.3. Identification

Parameter	Value
MELEXISID1	065535
MELEXISID2	065535
MELEXISID3	065535
USERID1	065535
USERID2	065535
USERID3	065535

Identification number: 48 bits (3 words) freely useable by Customer for traceability purpose.

14.4. Lock

The MEMLOCK write protects all the EEPROM parameters set by the Melexis and user. Once the lock is enabled, it is not possible to change the EEPROM values anymore.

Note that the Memlock bits should be set by the solver function "MemLock".

14.5. Sensor Front-End

Parameter	Value
MAPXYZ	03
SMISM	0 32768
k	0 32768
SEL_k	0 or 1
GAINMIN	0 41
GAINMAX	0 41
GAINSATURATION	0 1

REVISION 5.9 – OCT 2018 Page 28 of 46



14.5.1. MAPXY7

The MAPXYZ parameter defines which fields are used to calculate the angle. The different possibilities are described in the tables below.

This 2 bits value selects the first (B1) and second (B2) field components according the table below.

MAPXYZ	B1	B2	Angular
0-00b	X	Υ	XY mode
1-01b	Zx	X	XZx mode
2 – 10b	Υ	Zx	YZx mode

Note: MAPXYZ = 3 is not recommended.

14.5.2. SMISM, k and SEL k Parameters

(i) SMISM

When the mapping (B1=X, B2=Y) is selected, SMSIM defines the sensitivity mismatch factor that is applied on B1, B2; When another B1, B2 mapping is selected, this parameter is "don't care".

This parameter is trimmed at factory; Melexis strongly recommends TO NOT overwrite it for optimal performances.

(ii) <u>k</u>

When the mapping (B1=X, B2=Y) is **NOT** selected, k defines the sensitivity mismatch factor that is applied on B1or B2 (according to parameter SEL_k – see below). When the mapping (B1=X, B2=Y) is selected, this parameter is "don't care".

This parameter is trimmed at factory for mapping (B1=Z, B2=X). Melexis recommends to fine trim it when a smaller linearity error (Le) is required and a different mapping than (B1=X, B2=Y) is selected.

(iii) SEL k

When the mapping (B1=X, B2=Y) is **NOT** selected, SEL_k defines the component on which the sensitivity mismatch factor k (see above): SEL_k = 0 means B1 \rightarrow k \cdot B1 and SEL_k = 1 means B2 \rightarrow k \cdot B2.

14.5.3. GAINMIN and GAINMAX Parameters

GAINMIN and GAINMAX define the thresholds on the gain code outside which the fault "GAIN out of Spec." is set;

If GAINSATURATION is set, then the virtual gain code is saturated at GAINMIN and GAINMAX, and no Diagnostic fault is set since the saturations applies before the diagnostic check.

REVISION 5.9 – OCT 2018 Page 29 of 46



14.6. Filter

Parameter	Value	Parameter
FILTER	02	FILTER
FHYST	0255	FHYST

The MLX90365 includes 2 types of filters:

- Hysteresis Filter: programmable by the FHYST parameter
- Low Pass FIR Filters controlled with the FILTER parameter

14.6.1. Hysteresis Filter

The FHYST parameter is a hysteresis filter. The output value of the IC is not updated when the digital step is smaller than the programmed FHYST parameter value. The output value is modified when the increment is bigger than the hysteresis. The hysteresis filter reduces therefore the resolution to a level compatible with the internal noise of the IC. The hysteresis must be programmed to a value close to the noise level. (1 LSB = $\pm 0.012\%$)

14.6.2. FIR Filters

The MLX90365 features 2 FIR filter modes controlled with Filter = 1...2. Filter = 0 corresponds to no filtering. The transfer function is described below:

$$y_{n} = \frac{1}{\sum_{i=0}^{j} a_{i}} \sum_{i=0}^{j} a_{i} x_{n-i}$$

The filters characteristic is given in the following table:

Filter	0	1	2
J No	0	1	3
Туре	Disable	Finite Impulse Response	
Coefficients ai	1	11	1111
Title	No filter	ExtraLight	Light
99% Response Time	1	2	4
Efficiency RMS (dB)	0	3.0	6.0

REVISION 5.9 – OCT 2018 Page 30 of 46



14.7. Programmable Diagnostic Settings

14.7.1. DIAG mode

The Diag mode defines the Output Stage mode in case of diagnostic.

DIAG mode [2:0]	Туре	Descriptions	Comments
0	Disable	Output HiZ	Not recommended
5	Digital	open drain NMOS	
6	Digital	open drain PMOS	
7	Digital	Push-Pull	

14.7.2. DIAG Level

The Diag level determines the reporting level (diagnostic low, diagnostic high) during start-up (both analog and PWM mode), or during a fault reporting (Only in Analog mode).

In PWM mode, the fault reporting level shall in principle be 0 when the leading edge is a rising edge, (resp. 1 for a falling edge) in order to detect the first cycle after start-up. MLX recommends then DIAG Level = PWMPOL.

14.7.3. Field Strength Diagnostic

(i) FIELDTHRESHLOW

Defines the field strength limit under which a fault is reported. The run-time field strength estimation (FieldStrength) is compared to $2^8 * FIELDTHRESHLOW$.

The sensitivity of FIELDTHRESHLOW is typically 1mT/LSB. By default it is programmed to 10mT

(ii) FIELDTHRESHHIGH

Defines the field strength limit under which a fault is reported. See above for more details.

14.7.4. PWM Diagnostic

(i) DC FAULT

Defines the duty-cycle that is outputted in case of diagnostic reporting.

(ii) WEAKMAGTHRESH

Defines the threshold on the field strength which determines the weak magnet condition; when WEAKMAGTHRESH = 0, there is no reporting of weak magnet condition.

REVISION 5.9 – OCT 2018 Page 31 of 46

Datasheet



(iii) DC FTL

Defines the duty-cycle that is outputted in case of Field Too Low; the Field Too Low Diagnostic is stronger than the Weak Magnet Diagnostic, from 0% till 255% by steps of (100/256)%

(iv) DC_WEAK

Defines the duty-cycle that is outputted in case of Weak Magnet, from 0% till 255% by steps of (100/256)%

14.7.5. Diagnostic Features

It is recommended to enable the diagnostic features for safety critical applications.

Refer to Application_note_Diagnostic_Behavior_90365 for EE_CRC_Enable function description and for Diagnostic features which can be enabled by user.

14.8. EEPROM endurance

Although the EEPROM is used for Calibration Data Storage (similarly to an OTPROM), the MLX90365 embedded EEPROM is qualified to guarantee an endurance of minimum 1000 write cycles at 125°C for (engineering/calibration purpose).

15. Self Diagnostic

The MLX90365 provides numerous self-diagnostic features. Those features increase the robustness of the IC functionality as it will prevent the IC to provide erroneous output signal in case of internal or external failure modes ("fail-safe").

Diagnostic Item	Action	Effect on Outputs	Туре	Monitoring Rate	Reporting Rate
Start-up phase Dia	gnostics				
RAM March C- 10N Test	Fail-safe mode ** ** CPU reset after 120ms	Diagnostic low/ high Reporting (optional)	Digi HW	n/applicable (start-up only)	n/applicable (start-up only)
Watchdog BIST	** CPU reset after 120ms	Diagnostic low/ high Reporting (optional)	Digi HW	n/applicable (start-up only)	n/applicable (start-up only)
FieldTooLow, W/ Programmable Threshold	Diagnostic (No Debouncing)	Diagnostic low/high Reporting (optional)	Environ &Analog	n/applicable (start-up only)	n/applicable (start-up only)

REVISION 5.9 – OCT 2018 Page 32 of 46

Datasheet



Diagnostic Item	Action	Effect on Outputs	Туре	Monitoring Rate	Reporting Rate
FieldTooHigh w/ Programmable Threshold	Diagnostic (No Debouncing)	Diagnostic low/high Reporting (optional)	Environ &Analog	n/applicable (start-up only)	n/applicable (start-up only)
WeakMagnet Diagnostic	Diagnostic (No Debouncing)	Diagnostic low/high Reporting (optional)	Environ	n/applicable (start-up only)	n/applicable (start-up only)
Under Voltage Monitoring SUPPLYMONI = (MT3VB) OR (MT4VB)	Start-up on Hold ** ** CPU reset after 120ms	Diagnostic low/high	Environ &Analog	n/applicable (start-up only)	n/applicable (start-up only)
Over Voltage Monitoring <i>MT7V</i>	PTC entry	Output in High- Impedance	Environ	n/applicable (start-up only)	n/applicable (start-up only)
Temperature Sensor Monitor TEMPMONI (19)	Debouncing (programmable)	Diagnostic low/high Reporting (optional)	Analog	Not applicable	n/applicable (start-up only)
Back-Ground Loop	Diagnostics				
ROM 16bit checksum (continuous)	** CPU reset after 120ms	Diagnostic low//high Reporting (optional)	Digi HW	80 · DTI _{DIG}	80 · DTI _{DIG}
RAM Test (continuous)	** CPU reset after 120ms	Diagnostic low//high Reporting (optional)	Digi HW	16 · DTI _{DIG}	16 · DTI _{DIG}
EEPROM 8 bit CRC Check (continuous)	Fail-safe mode ** ** CPU reset after 120ms	Diagnostic low/high Reporting (optional)	Digi HW	1 · DTI _{DIG} (AxB) 5 · DTI _{DIG} (AxD)	1 · DTI _{DIG} (AxB) 5 · DTI _{DIG} (AxD)

REVISION 5.9 – OCT 2018 Page 33 of 46

 $^{^{19}}$ The temperature monitor can be enabled only if the supply slew rate is higher than 0.5V/ms for slower rise time, please contact Melexis

Datasheet



Diagnostic Item	Action	Effect on Outputs	Туре	Monitoring Rate	Reporting Rate						
Watchdog (continuous)	CPU reset		Digi HW	120ms	n/a						
DSP Loop Diagnos	DSP Loop Diagnostics										
ADC Clipping ADCCLIP	Debouncing (programmable)	Diagnostic low/high Reporting (optional)	Environ & Analog	5/20 . DTI _{ANA}	DTIANA x Diag_Debounce_Thresh Diag_Debounce_Stepup						
FieldTooLow, W/ Programmable Threshold	Debouncing (programmable)	Diagnostic low/high Reporting (optional)	Environ & Analog	2/20 . DTI _{ANA}	DTIANA xDiag_Debounce_Thresh Diag_Debounce_Stepup						
FieldTooHigh w/ Programmable Threshold	Debouncing (programmable)	Diagnostic low/high Reporting (optional)	Environ & Analog	2/20 . DTI _{ANA}	DTIANA x Diag_Debounce_Thresh Diag_Debounce_Stepup						
WeakMagnet Diagnostic	Debouncing (programmable)	Diagnostic low/high Reporting (optional)	Environ	1/20 . DTI _{ANA}	1.DTIANA						
Virtual Gain Code Out-of- spec GAINOOS	Debouncing (programmable)	Diagnostic low/high Reporting (optional)	Environ &Analog	2/20 . DTI _{ANA}	DTIANA xDiag_Debounce_Thresh Diag_Debounce_Stepup						
Virtual Gain Code Saturation [GAINMINGAIN MAX]	Saturation (optional)	Gain Saturated @ GAINMIN-GAINMAX	Environ & Analog	n/applicable Not a diagnostic	n/applicable Not a diagnostic						
ADC Monitor (Analog to Digital Converter) ADCMONI	Debouncing (programmable)	Diagnostic low/high Reporting (optional)	Analog HW	1 . DTI _{ANA}	DTIANA x Diag_Debounce_Thresh Diag_Debounce_Stepup						
Under Voltage Monitoring SUPPLYMONI = (MT3VB) OR (MT4VB)	Supply Debouncing (programmable)	Diagnostic low/high Reporting (optional)	Environ & Analog	1 · DTI _{ANA}	DTIANA x Diag_Debounce_Thresh Diag_Debounce_Stepup						
Over Voltage Monitoring <i>MT7V</i>	PTC entry after PTC Debouncing	Output in High- Impedance	Environ	8/20 · DTI _{ANA}	8/20 · DTI _{ANA}						

REVISION 5.9 – OCT 2018 Page 34 of 46

Datasheet



Diagnostic Item	Action	Effect on Outputs	Туре	Monitoring Rate	Reporting Rate
Temperature Sensor Monitor TEMPMONI	Debouncing (programmable)	Diagnostic low/high Reporting (optional)	Analog	1 · DTI _{ANA}	DTIANA x Diag_Debounce_Thresh Diag_Debounce_Stepup
Temperature > $170 \text{degC} (\pm 20)$ Temperature < - $60 \text{degC} (\pm 20)$	Saturate value used for the compensations to -40degC and +150degC resp.	No effect	Environ & Analog	N/A Not a diagnostics	N/A Not a diagnostic
Hardware Diagnos	stics (continuously c	hecked by dedicated Log	gic)		
Read/Write Access out of physical memory	** CPU reset after 120ms	Diagnostic Low/High	Digi HW	N/A Immediate Diagnostic	N/A Immediate Diagnostic
Write Access to protected area (IO and RAM Words)	Fail-safe mode ** ** CPU reset after 120ms	Diagnostic low/high	Digi HW	N/A	N/A
Unauthorized Mode Entry	** CPU reset after 120ms	Diagnostic low/high	Digi HW	N/A	N/A
EEPROM Error Correcting Code (Hamming correction)	(Transparent) Error Correction	no effect	Digi HW	N/A	N/A
Hardware Diagnos	stics (continuously c	hecked by dedicated Ana	alog circuits)		
Broken VSS	CPU Reset on recovery	Pull down load => Diagnostic High Pull up load => Diagnostic High	Environ	n/a immediate Diagnostic	n/a immediate Diagnostic
Broken VDD	CPU Reset on recovery	Pull down load => Diagnostic Low Pull up load => Diagnostic Low	Environ	n/a immediate Diagnostic	n/a immediate Diagnostic
Resistive Cable Test	Start-up on Hold	Diagnostic low/high	Environ	n/a immediate Diagnostic	n/a immediate Diagnostic.

REVISION 5.9 – OCT 2018 Page 35 of 46



Dimension	Min	Тур	Max	Unit
DTI _{ANA}	5.7	6.0	6.3	ms
DTI _{DIG}	3.9	7.2	10 ⁽²⁰⁾	ms

Table 3: Timing Specification @13.16 MHz

16. Recommended Application Diagrams

16.1. MLX90365 in SOIC-8 Package




Figure 8 – Recommended wiring for the MLX90365 in SOIC-8 package

Output	Compact PCB routing		EMC robust PCB routing				
Analog Output	Min	Тур.	Max	Min	Тур.	Max	Remarks
C1	100 nF	100 nF	1 uF	47 nF	100 nF	1 uF	Close to the pin
C2 (20)	47 nF	100 nF	330 nF	47 nF	100 nF	330 nF	Close to the pin
C3	47 nF	100 nF	220 nF	47 nF	100 nF	220 nF	Close to the pin
C4	-	-	-	500 pF	1 nF	10 nF	Connector Side
C5	-	-	-	500 pF	1 nF	10 nF	Connector Side
R1	-	-	-	0 Ω	10 Ω	33 Ω	Increased ratiometry error
R2	-	-	-	10 Ω	50 Ω	100 Ω	

REVISION 5.9 – OCT 2018 Page 36 of 46

²⁰ Corresponds to 20 output refresh



Output	Compact PCB routing		EMC robust PCB routing				
PWM Output	Min	Тур.	Max	Min	Тур.	Max	Remarks
C1	100 nF	100 nF	1 uF	47 nF	100 nF	1 uF	Close to the pin
C2	2.2 nF	4.7 nF	22 nF	2.2 nF	4.7 nF	22 nF	Close to the pin
C3	47 nF	100 nF	220 nF	47 nF	100 nF	220 nF	Close to the pin
C4	-	-	-	500 pF	1 nF	10 nF	Connector Side
C5	-	-	-	500 pF	1 nF	2.2 nF	Connector Side
R1	-	-	_	0 Ω	10 Ω	33 Ω	Impacts the Voltage on VDD pin
R2	-	-	-	10 Ω	50 Ω	100 Ω	

16.2. MLX90365 in TSSOP-16 Package




Figure 9 – Recommended wiring for the MLX90365 in SOIC-8 package

REVISION 5.9 – OCT 2018 Page 37 of 46





Output	Compact PCB routing		EMC robust PCB routing				
Analog Output	Min	Тур.	Max	Min	Тур.	Max	Remarks
C11, C21	100 nF	100 nF	1 uF	47 nF	100 nF	1 uF	Close to the pin
C12, C22	47 nF	100 nF	330 nF	47 nF	100 nF	330 nF	Close to the pin
C13, C23	47 nF	100 nF	220 nF	47 nF	100 nF	220 nF	Close to the pin
C14, C24	-	-	-	500 pF	1 nF	10 nF	Connector Side
C15, C25	-	-	-	500 pF	1 nF	10 nF	Connector Side
R11, R21	-	-	-	0 Ω	10 Ω	33 Ω	Increased ratiometry error
R12, R22	-	-	-	10 Ω	50 Ω	100 Ω	

Output	Compact PCB routing			EMC robust PCB routing			
PWM Output	Min	Тур.	Max	Min	Тур.	Max	Remarks
C11, C21	100 nF	100 nF	1 uF	47 nF	100 nF	1 uF	Close to the pin
C12, C22	2.2 nF	4.7 nF	22 nF	2.2 nF	4.7 nF	22 nF	Close to the pin
C13, C23	47 nF	100 nF	220 nF	47 nF	100 nF	220 nF	Close to the pin
C14, C24	-	-	-	500 pF	1 nF	10 nF	Connector Side
C15, C25	-	-	-	500 pF	1 nF	2.2 nF	Connector Side
R11, R21	-	-	-	0 Ω	10 Ω	33 Ω	Impacts the Voltage on VDD pin
R12, R22	-	-	-	10 Ω	50 Ω	100 Ω	

REVISION 5.9 – OCT 2018 Page 38 of 46

Datasheet



17. Standard information regarding manufacturability of Melexis products with different soldering processes

Our products are classified and qualified regarding soldering technology, solderability and moisture sensitivity level according to standards in place in Semiconductor industry.

For further details about test method references and for compliance verification of selected soldering method for product integration, Melexis recommends reviewing on our web site the General Guidelines soldering recommendation (http://www.melexis.com/en/quality-environment/soldering).

For all soldering technologies deviating from the one mentioned in above document (regarding peak temperature, temperature gradient, temperature profile etc), additional classification and qualification tests have to be agreed upon with Melexis.

For package technology embedding trim and form post-delivery capability, Melexis recommends consulting the dedicated trim&forming recommendation application note: lead trimming and forming recommendations (http://www.melexis.com/en/documents/documentation/application-notes/lead-trimming-and-forming-recommendations).

Melexis is contributing to global environmental conservation by promoting lead free solutions. For more information on qualifications of RoHS compliant products (RoHS = European directive on the Restriction Of the use of certain Hazardous Substances) please visit the quality page on our website: http://www.melexis.com/en/quality-environment.

18. ESD Precautions

Electronic semiconductor products are sensitive to Electro Static Discharge (ESD).


Always observe Electro Static Discharge control procedures whenever handling semiconductor products.

REVISION 5.9 – OCT 2018 Page 39 of 46



19. Package Information


19.1. SOIC-8 - Package Dimensions




REVISION 5.9 – OCT 2018 Page 40 of 46



19.2. SOIC-8 - Pinout and Marking




19.3. SOIC-8 - Sensitive spot positioning



REVISION 5.9 – OCT 2018 Page 41 of 46






The MLX90365 is an absolute angular position sensor but the linearity error (Le - See section 9.1) does not include the error linked to the absolute reference 0 Deg.

REVISION 5.9 – OCT 2018 Page 42 of 46



19.4. TSSOP-16 - Package Dimensions



NOTES:

All dimensions are in millimeters (angles in degrees).


- * Dimension does not include mold flash, protrusions or gate burrs (shall not exceed 0.15 per side).
- ** Dimension does not include interleads flash or protrusion (shall not exceed 0.25 per side).
- *** Dimension does not include dambar protrusion. Allowable dambar protrusion shall be 0.08 mm total in excess of the dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot.

REF: Reference dimensions as stated in packaging supplier POD, based on JEDEC.


REVISION 5.9 – OCT 2018 Page 43 of 46



19.5. TSSOP-16 - Pinout and Marking




19.6. TSSOP-16 - Sensitive spot positioning



REVISION 5.9 – OCT 2018 Page 44 of 46





The MLX90365 is an absolute angular position sensor but the linearity error (Le - See section 9.1) does not include the error linked to the absolute reference 0 Deg.

Melexis internal document number Doc# 3901090365 rev.008

REVISION 5.9 – OCT 2018 Page 45 of 46



20. Disclaimer

The information furnished by Melexis herein ("Information") is believed to be correct and accurate. Melexis disclaims (i) any and all liability in connection with or arising out of the furnishing, performance or use of the technical data or use of the product(s) as described herein ("Product") (ii) any and all liability, including without limitation, special, consequential or incidental damages, and (iii) any and all warranties, express, statutory, implied, or by description, including warranties of fitness for particular purpose, non-infringement and merchantability. No obligation or liability shall arise or flow out of Melexis' rendering of technical or other services.

The Information is provided "as is" and Melexis reserves the right to change the Information at any time and without notice. Therefore, before placing orders and/or prior to designing the Product into a system, users or any third party should obtain the latest version of the relevant information to verify that the information being relied upon is current.

Users or any third party must further determine the suitability of the Product for its application, including the level of reliability required and determine whether it is fit for a particular purpose.

The Information is proprietary and/or confidential information of Melexis and the use thereof or anything described by the Information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights.

This document as well as the Product(s) may be subject to export control regulations. Please be aware that export might require a prior authorization from competent authorities.

The Product(s) are intended for use in normal commercial applications. Unless otherwise agreed upon in writing, the Product(s) are not designed, authorized or warranted to be suitable in applications requiring extended temperature range and/or unusual environmental requirements. High reliability applications, such as medical life-support or life-sustaining equipment are specifically not recommended by Melexis.

The Product(s) may not be used for the following applications subject to export control regulations: the development, production, processing, operation, maintenance, storage, recognition or proliferation of 1) chemical, biological or nuclear weapons, or for the development, production, maintenance or storage of missiles for such weapons: 2) civil firearms, including spare parts or ammunition for such arms; 3) defense related products, or other material for military use or for law enforcement; 4) any applications that, alone or in combination with other goods, substances or organisms could cause serious harm to persons or goods and that can be used as a means of violence in an armed conflict or any similar violent situation.

The Products sold by Melexis are subject to the terms and conditions as specified in the Terms of Sale, which can be found at https://www.melexis.com/en/legal/terms-and-conditions.

This document supersedes and replaces all prior information regarding the Product(s) and/or previous versions of this document.

 $\textit{Melexis NV} \ @ \ - \ \textit{No part of this document may be reproduced without the prior written consent of Melexis.} \ \ (2018)$

ISO/TS 16949 and ISO14001 Certified

21. Contact

For the latest version of this document, go to our website at www.melexis.com. For additional information, please contact our Direct Sales team and get help for your specific needs:

Europe, Africa	Telephone: +32 13 67 04 95			
	Email: sales europe@melexis.com			
Americas	Telephone: +1 603 223 2362			
	Email: sales usa@melexis.com			
Asia	Email: sales asia@melexis.com			

REVISION 5.9 – OCT 2018 Page 46 of 46