

Improving Performance Lab

Introduction

This lab introduces various techniques and directives which can be used in Vitis HLS to improve design performance. The design under consideration accepts an image in a (custom) RGB format, converts it to the Y'UV color space, applies a filter to the Y'UV image and converts it back to RGB.

Objectives

After completing this lab, you will be able to:

- Add directives in your design
- Understand the effect of `INLINE` directive
- Improve performance using `PIPELINE` directive
- Distinguish between `DATAFLOW` directive and Configuration Command functionality

Steps

Create a Vitis HLS Project from Command Line

Validate your design using terminal. Create a new Vitis HLS project from the terminal.

1. Invoke Vitis HLS Command prompt by selecting **Start > Xilinx Design Tools > Vitis HLS 2022.2 Command Prompt** on Windows machine or open a new terminal window on Linux machine.
2. Change directory to **{labs}/lab2**.

A self-checking program (`yuv_filter_test.c`) is provided. Using that we can validate the design. A Makefile is also provided. Using the Makefile, the necessary source files can be compiled and the compiled program can be executed. You can examine the contents of these files and the project directory.

3. In the terminal, type **make** to compile and execute the program. (You might need to set up the system environment variable for make command)

```
gcc -ggdb -w -I/include -c -o yuv_filter.o yuv_filter.c
gcc -ggdb -w -I/include -c -o yuv_filter_test.o yuv_filter_test.c
gcc -ggdb -w -I/include -c -o image_aux.o image_aux.c
gcc -lm yuv_filter.o yuv_filter_test.o image_aux.o -o yuv_filter
./yuv_filter
Test passed!
```

Validating the design

Note that the source files (`yuv_filter.c`, `yuv_filter_test.c`, and `image_aux.c`) were compiled, `*yuv_filter*` executable program was created, and then it was executed.

The program tests the design and outputs **Test passed** message.

A Vitis HLS tcl script file (`pynq_yuv_filter.tcl`) is provided and can be used to create a Vitis HLS project.

4. Type **vitis_hls -f pynq_yuv_filter.tcl** in the terminal to create the project targeting xc7z020clg400-1 part. The project will be created and the *vitis_hls.log* file will be generated.
5. Open the **vitis_hls.log** file from *{labs}/lab2* using any text editor and observe the following sections:
 - Creating directory and project called yuv_filter.prj within it, adding design files to the project, setting solution name as solution1, setting target device, setting desired clock period, and importing the design and testbench files.
 - Synthesizing (Generating) the design which involves scheduling and binding of each functions and sub-function.
 - Generating RTL of each function and sub-function in Verilog and VHDL languages.

```
***** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
**** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
**** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls.tcl -notrace
INFO: Applying HLS V2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/linux64.o/vitis_hls'
INFO: [HLS 200-10] For user 'maxwell' on host 'maxwell-OptiPlex-7080' (Linux_x86_64 version 5.4.0-96-generic) on Mon Feb 14 00:32:15 CST 2022
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS (beaver-ospi-ygritte X40)
INFO: [HLS 200-10] In directory '/home/xup/hls/labs/lab2'
Sourcing Tcl script 'pynq_yuv_filter.tcl'
INFO: [HLS 200-1510] Running: open project -reset yuv_filter.prj
INFO: [HLS 200-10] Opening and resetting project '/home/xup/hls/labs/lab2/yuv_filter.prj'.
WARNING: [HLS 200-40] No /home/xup/hls/labs/lab2/yuv_filter.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files yuv_filter.c
INFO: [HLS 200-10] Adding design file 'yuv_filter.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb image_aux.c
INFO: [HLS 200-10] Adding test bench file 'image_aux.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb yuv_filter_test.c
INFO: [HLS 200-10] Adding test bench file 'yuv_filter_test.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_data
INFO: [HLS 200-10] Adding test bench file 'test_data' to the project
INFO: [HLS 200-1510] Running: set_top yuv_filter
INFO: [HLS 200-1510] Running: open_solution solution1
INFO: [HLS 200-10] Creating and opening solution '/home/xup/hls/labs/lab2/yuv_filter.prj/solution1'.
INFO: [HLS 200-1505] Using default flow target 'vivado'
Resolution: For hls 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 281.883
WARNING: [HLS 207-9544] Missing argument for 'port' (yuv_filter.c:12:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.34 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.37 seconds; current allocated memory:
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
```

Creating project and setting up parameters

```
INFO: [XFORM 203-541] Flattening a loop nest 'RGB2YUV_LOOP_X' (yuv_filter.c:35:16) in function 'yuv_filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'YUV_SCALE_LOOP_X' (yuv_filter.c:119:16) in function 'yuv_filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'YUV2RGB_LOOP_X' (yuv_filter.c:73:16) in function 'yuv_filter'.
INFO: [HLS 200-472] Inferring partial write operation for 'yuv.channels.ch1' (yuv_filter.c:61:34)
INFO: [HLS 200-472] Inferring partial write operation for 'yuv.channels.ch2' (yuv_filter.c:62:34)
INFO: [HLS 200-472] Inferring partial write operation for 'yuv.channels.ch3' (yuv_filter.c:63:34)
INFO: [HLS 200-472] Inferring partial write operation for 'scale.channels.ch1' (yuv_filter.c:141:34)
INFO: [HLS 200-472] Inferring partial write operation for 'scale.channels.ch2' (yuv_filter.c:142:34)
INFO: [HLS 200-472] Inferring partial write operation for 'scale.channels.ch3' (yuv_filter.c:143:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 327.492 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yuv_filter' ...
INFO: [HLS 200-10] -----
INFO: [HLS 200-42] -- Implementing module 'yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'
INFO: [HLS 200-10] -----
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 329.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 329.621 MB.
INFO: [HLS 200-10] -----
INFO: [HLS 200-42] -- Implementing module 'yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y'
INFO: [HLS 200-10] -----
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 330.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 330.148 MB.
INFO: [HLS 200-10] -----
INFO: [HLS 200-42] -- Implementing module 'yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'
INFO: [HLS 200-10] -----
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln102_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'
INFO: [SCHED 204-11] Finished scheduling.
```

Synthesizing (Generating) the design

```
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv_filter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 338.355 MB.
INFO: [RTMG 210-278] Implementing memory 'yuv_filter_p_yuv_channels_ch1_RAM_AUTO_IRIW_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 343.098 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 345.824 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for yuv_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for yuv_filter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.67 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.49 seconds. CPU system time: 0.65 seconds. Elapsed time: 9.51 seconds; current allocated memory: 64.227 MB.
INFO: [HLS 200-112] Total CPU user time: 9.66 seconds. Total CPU system time: 1.88 seconds. Total elapsed time: 22.97 seconds; peak allocated memory: 346.109 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Feb 14 00:32:37 2022...
```

Generating RTL

- Open the created project (in GUI mode) from the terminal, by typing **vitis_hls -p yuv_filter.prj**. The Vitis HLS will open in GUI mode and the project will be opened.

Analyze the Created Project and Results

Open the source file and note that three functions are used. Look at the results and observe that the latencies are undefined (represented by ?).

- In Vitis HLS GUI, expand the source folder in the *Explorer* view and double click **yuv_filter.c** to view the content.
 - The design is implemented in 3 functions: **rgb2yuv**, **yuv_scale** and **yuv2rgb**.
 - Each of these filter functions iterates over the entire source image (which has maximum dimensions specified in image_aux.h), requiring a single source pixel to produce a pixel in the result image.
 - The scale function simply applies individual scale factors, supplied as top-level arguments to the Y'UV components.
 - Notice that most of the variables are of user-defined (typedef) and aggregate (e.g. structure, array) types.
 - Also notice that the original source used malloc() to dynamically allocate storage for the internal image buffers. While appropriate for such large data structures in software, malloc() is not synthesizable and is not supported by Vitis HLS.
 - A viable workaround is conditionally compiled into the code, leveraging the **SYNTHESIS** macro. Vitis HLS automatically defines the **SYNTHESIS** macro when reading any code. This ensure the original malloc() code is used outside of synthesis but Vitis HLS will use the workaround when synthesizing.
- Expand the **syn > report** folder in the *Explorer* view and double-click **yuv_filter_csynh.rpt** entry to open the synthesis report.
- Each of the loops in this design has variable bounds – the width and height are defined by members of input type *image_t*. When variables bounds are present on loops the total latency of the loops cannot be determined: this impacts the ability to perform analysis using reports. Hence, “?” is reported for various latencies.

□ Latency						
□ Summary						
Latency (cycles)		Latency (absolute)		Interval (cycles)		
min	max	min	max	min	max	Type
?	?	?	?	?	?	no

Latency computation

Apply TRIPCOUNT Pragma

Open the source file and uncomment pragma lines, re-synthesize, and observe the resources used as well as estimated latencies. Answer the questions listed in the detailed section of this step.

1. To assist in providing loop-latency estimates, Vitis HLS provides a TRIPCOUNT directive which allows limits on the variables bounds to be specified by the user. In this design, such directives have been embedded in the source code, in the form of #pragma statements.
2. Uncomment the **#pragma** lines (76, 79, 116, 119, 156, 159) to define the loop bounds and save the file.
3. Synthesize the design by selecting **Solution > Run C Synthesis > Active Solution**. View the synthesis report when the process is completed.

Latency						
Summary						
Latency (cycles)		Latency (absolute)		Interval (cycles)		
min	max	min	max	min	max	Type
1	7372833	10.000 ns	73.728 ms	2	7372834	no

Latency computation after applying TRIPCOUNT pragma

Question 1

Answer the following question pertaining to yuv_filter function.

Estimated clock period:

Worst case latency:

Number of DSP48E used:

Number of BRAMs used:

Number of FFs used:

Number of LUTs used:


4. Expand the **Module & loop** and note the latency and trip count numbers for the yuv_scale function. Note that the iteration latency of YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y is 6x the specified TRIPCOUNT, implying that 6 cycles are used for each of the iteration of the loop.

Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined
▼ yuv_filter	-	-	-	-	7372833	7.373E7	-	7372834	-	no
▶ yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y	-	-	-	-	2457608	2.458E7	-	2457608	-	no
▼ yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y	-	-	-	-	2457606	2.458E7	-	2457606	-	no
▶ YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y	-	-	-	-	2457604	2.458E7	6	1	2457600	yes
▶ yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y	-	-	-	-	2457610	2.458E7	-	2457610	-	no

Loop latency

Note that *YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y* is already pipelined. -pipeline_loops specifies the lower limit used when automatically pipelining loops. The default is 64, causing Vitis HLS to automatically pipeline loops with a tripcount of 64, or greater. If the option is applied, the innermost loop with a tripcount higher than the threshold is pipelined, or if the tripcount of the innermost loop is less than or equal to the threshold, its parent loop is pipelined. If the innermost loop has no parent loop, the innermost loop is pipelined regardless of its tripcount.

5. You can verify this by opening the **Schedule Viewer**, and expand the **YUV_SCALE_LOOP_X** entry.



Design analysis view of the YUV_SCALE_LOOP_Y loop

6. In the report tab, expand and click on the **yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y** entry to open the report.

Question 2

Answer the following question pertaining to rgb2yuv function.

Estimated clock period:

Worst case latency:

Number of DSP48E used:

Number of FFs used:

Number of LUTs used:

7. Similarly, open the *yuv2rgb* report.

Question 3

Answer the following question pertaining to yuv2rgb function.

Estimated clock period:

Worst case latency:

Number of DSP48E used:

Number of FFs used:

Number of LUTs used:

Remove the pipeline optimization done by Vitis HLS automatically by adding pipeline off pragma

1. Select **Project > New Solution**.
2. A *Solution Configuration* dialog box will appear. Note that the check boxes of *Copy directives and constraints from solution* are checked with *solution1* selected. Click the **Finish** button to create a new solution with the default settings.

Solution Wizard @maxwell-OptiPlex-7080

Solution Configuration

Create Vitis HLS solution for selected technology

Solution Name:

Clock—
 Period: Uncertainty:


Part Selection—
 Part: **xc7z020-clg400-1** ...

Options—
☒ Copy directives and constraints from solution: solution1 ▾

Flow Target—
Vivado IP Flow Target ▾ Configure [several options](#) for the selected flow target

Creating a new Solution after copying the existing solution

3. Make sure that the **yuv_filter.c** source is opened and visible in the information pane, and click on the **Directive** tab.
4. Select function **RGB2YUV_LOOP_X** in the directives pane, right-click on it, and select **Insert Directive...**
5. Click on the drop-down button of the *Directive* field. A pop-up menu shows up listing various directives. Select **PIPELINE** directive.
6. In the *Vitis HLS Directive Editor* dialog box, click on the **off** option to turn off the automatic pipelining. Make sure that the *Directive File* is selected as destination. Click **OK**.



Add PIPELINE off directive

7. Similarly, apply the **PIPELINE off** directive to **YUV2RGB_LOOP_X**, **YUV2RGB_LOOP_Y**, **YUV_SCALE_LOOP_X**, **YUV_SCALE_LOOP_Y** and **RGB2YUV_LOOP_Y** objects. At this point, the *Directive* tab should look like as follows.


```
▼ rgb2yuv
  ↳ Wrgb
  ▼ RGB2YUV_LOOP_X
    %HLS PIPELINE off
    #HLS loop_tripcount min=200 max=1920
  ▼ RGB2YUV_LOOP_Y
    %HLS PIPELINE off
    #HLS loop_tripcount min=200 max=1280
▼ yuv2rgb
  ↳ Wyuv
  ▼ YUV2RGB_LOOP_X
    %HLS PIPELINE off
    #HLS loop_tripcount min=200 max=1920
  ▼ YUV2RGB_LOOP_Y
    %HLS PIPELINE off
    #HLS loop_tripcount min=200 max=1280
▼ yuv_scale
  ▼ YUV_SCALE_LOOP_X
    %HLS PIPELINE off
    #HLS loop_tripcount min=200 max=1920
  ▼ YUV_SCALE_LOOP_Y
    %HLS PIPELINE off
    #HLS loop_tripcount min=200 max=1280
```

PIPELINE off directive applied

- 8. Click on the **Synthesis** button.
- 9. When the synthesis is completed, report shows the performance and area without the automatic optimization of Vitis HLS.

Timing Estimate

Target	Estimated	Uncertainty
10.00 ns	6.651 ns	2.70 ns

Performance & Resource Estimates


Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM
yuv_filter				-	44248323	4.420E8	-	44248324	-	no	12288	7	518	1230	0
↳ RGB2YUV_LOOP_X				-	14749440	1.470E8	7682	-	1920	no	-	-	-	-	-
↳ YUV_SCALE_LOOP_X				-	9834240	9.834E7	5122	-	1920	no	-	-	-	-	-
↳ YUV2RGB_LOOP_X				-	19664640	1.970E8	10242	-	1920	no	-	-	-	-	-

Performance after applying PIPELINE off directive

Apply PIPELINE Directive

Create a new solution by copying the previous solution settings. Apply the PIPELINE directive. Generate the solution and understand the output.


1. Select **Project > New Solution**.
2. A *Solution Configuration* dialog box will appear. Click the **Finish** button (with copy from Solution2 selected).
3. Make sure that the **yuv_filter.c** source is opened and visible in the information pane, and click on the **Directive** tab.
4. Select the pragma *HLS PIPELINE off* of **RGB2YUV_LOOP_Y** in the directives pane, right-click on it, and select **Modify Directive**
5. In the *Vitis HLS Directive Editor* dialog box, click the **off** option to turn on the pipelining. Make sure that the *Directive File* is selected as destination. Click **OK**.



Add PIPELINE directive

- When an object (function or loop) is pipelined, all the loops below it, down through the hierarchy, will be automatically unrolled.
- In order for a loop to be unrolled it must have fixed bounds: all the loops in this design have variable bounds, defined by an input argument variable to the top-level function.

- Note that the TRIPCOUNT directive on the loops only influences reporting, it does not set bounds for synthesis.
 - Neither the top-level function nor any of the sub-functions are pipelined in this example.
 - The pipeline directive must be applied to the inner-most loop in each function – the innermost loops have no variable-bounded loops inside which are required to be unrolled and the outer loop will simply keep the inner loop fed with data.
6. Leave *II* (Initiation Interval) blank as Vitis HLS will try for an *II*=1, one new input every clock cycle.
 7. Click **OK**.
 8. Similarly, apply the **PIPELINE** directive to **YUV2RGB_LOOP_Y** and **YUV_SCALE_LOOP_Y** objects, but remove the **PIPELINE** directive of **YUV2RGB_LOOP_X**, **YUV_SCALE_LOOP_X** and **RGB2YUV_LOOP_X**. At this point, the *Directive* tab should look like as follows.



PIPELINE directive applied

9. Click on the **Synthesis** button.
10. When the synthesis is completed, select **Project > Compare Reports...** to compare the two solutions.
11. Select *Solution2* and *Solution3* from the **Available Reports**, and click on the **Add>>** button.
12. Observe that the latency reduced.

Performance Estimates			
Timing			
Clock		solution2	solution3
ap_clk	Target	10.00 ns	10.00 ns
	Estimated	6.651 ns	6.960 ns
Latency			
		solution2	solution3
Latency (cycles)	min	1	1
	max	44248323	7372833
Latency (absolute)	min	10.000 ns	10.000 ns
	max	0.442 sec	73.728 ms
Interval (cycles)	min	2	2
	max	44248324	7372834

Performance comparison after pipelining

In Solution2, the total loop latency of the inner-most loop was $\text{loop_body_latency} \times \text{loop iteration count}$, whereas in Solution3 the new total loop latency of the inner-most loop is $\text{loop_body_latency} + \text{loop iteration count}$.

13. Scroll down in the comparison report to view the resources utilization. Observe that the FFs, LUTs, and DSP48E utilization increased whereas BRAM remained same.

Utilization Estimates		
	solution2	solution3
BRAM_18K	12288	12288
DSP	7	8
FF	518	932
LUT	1230	1728
URAM	0	0

Resources utilization after pipelining

Apply DATAFLOW Directive and Configuration Command

Create a new solution by copying the previous solution (Solution3) settings. Apply DATAFLOW directive. Generate the solution and understand the output.

1. Select **Project > New Solution**.
2. A *Solution Configuration* dialog box will appear. Click the **Finish** button (with copy from Solution4 selected).
3. Close all inactive solution windows by selecting **Project > Close Inactive Solution Tabs**.
4. Make sure that the **yuv_filter.c** source is opened in the information pane and select the *Directive* tab.
5. Select function **yuv_filter** in the *Directive* pane, right-click on it and select **Insert Directive...**
6. A pop-up menu shows up listing various directives. Select **DATAFLOW** directive and click **OK**.
7. Click on the **Synthesis** button.
8. When the synthesis is completed, the synthesis report is automatically opened.
9. Observe additional information, **Dataflow** Type, in the *Performance Estimates* section is mentioned.

Performance Estimates

Timing

Summary

Clock	Target	Estimated	Uncertainty
ap_clk	10.00 ns	7.271 ns	2.70 ns

Latency

Summary

Latency (cycles)		Latency (absolute)		Interval (cycles)		Type
min	max	min	max	min	max	
120041	7372841	1.200 ms	73.728 ms	40015	2457615	dataflow

Performance estimate after DATAFLOW directive applied

- The Dataflow pipeline throughput indicates the number of clocks cycles between each set of inputs reads. If this throughput value is less than the design latency it indicates the design can start processing new inputs before the currents input data are output.
 - While the overall latencies haven't changed significantly, the dataflow throughput is showing that the design can achieve close to the theoretical limit ($1920 \times 1280 = 2457600$) of processing one pixel every clock cycle.
10. Scrolling down into the *Utilization Estimates* section, observe that the number of BRAMs required has doubled. This is due to the default ping-pong buffering in dataflow.

Utilization Estimates					
Summary					
Name	BRAM_18K	DSP	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	60	-
FIFO	-	-	693	476	-
Instance	-	11	1175	1706	-
Memory	24576	-	0	0	0
Multiplexer	-	-	-	108	-
Register	-	-	12	-	-
Total	24576	11	1880	2350	0
Available	280	220	106400	53200	0
Utilization (%)	8777	5	1	4	0

Resource estimate with DATAFLOW directive applied

- When **DATAFLOW** optimization is performed, memory buffers are automatically inserted between the functions to ensure the next function can begin operation before the previous function has finished. The default memory buffers are ping-pong buffers sized to fully accommodate the largest producer or consumer array.


- Vitis HLS allows the memory buffers to be the default **ping-pong** buffers or **FIFOs**. Since this design has data accesses which are fully sequential, FIFOs can be used. Another advantage to using FIFOs is that the size of the FIFOs can be directly controlled (not possible in ping-pong buffers where random accesses are allowed).

11. The memory buffers type can be selected using Vitis HLS Configuration command.

Apply Dataflow configuration command, generate the solution, and observe the improved resources utilization.

- Select **Solution > Solution Settings...** to access the configuration command settings.
- In the *Configuration Settings* dialog box, expand **config_dataflow** folder.
- Set **fifo** as the default_channel. Enter **2** as the fifo_depth. Click OK.

Solution Settings (solution4) @maxwell-OptiPlex-7080



Selecting Dataflow configuration command and FIFO as buffer

- Click **OK** again.
- Click on the **Synthesis** button.

6. When the synthesis is completed, the synthesis report is automatically opened.
7. Note that the latency has reduced. Since this design has data accesses which are fully sequential, the data can flow to next function without waiting all pixels to be processed.

Latency

Summary

Latency (cycles)		Latency (absolute)		Interval (cycles)		
min	max	min	max	min	max	Type
40023	2457623	0.400 ms	24.576 ms	40015	2457615	dataflow

Latency estimation after Dataflow configuration command

Conclusion

In this lab, you learned that even though this design could not be pipelined at the top-level, a strategy of pipelining the individual loops and then using dataflow optimization to make the functions operate in parallel was able to achieve the same high throughput, processing one pixel per clock. When DATAFLOW directive is applied, the default memory buffers (of ping-pong type) are automatically inserted between the functions. Using the fact that the design used only sequential (streaming) data accesses allowed the costly memory buffers associated with dataflow optimization to be replaced with simple 2 element FIFOs using the Dataflow command configuration.

Answers

1. Answers for question 1:

Estimated clock period: **6.960 ns**

Worst case latency: **7372833**

Number of DSP48E used: **8**

Number of BRAMs used: **12288**

Number of FFs used: **932**

Number of LUTs used: **1728**

2. Answers for question 2:

Estimated clock period: **6.960 ns**

Worst case latency: **2457608**

Number of DSP48E used: **3**

Number of FFs used: **358**

Number of LUTs used: **592**

3. Answers for question 3:

Estimated clock period: **6.960 ns**

Worst case latency: **2457610**

Number of DSP48E used: **4**

Number of FFs used: **255**

Number of LUTs used: **423**

Copyright© 2022, Advanced Micro Devices, Inc.