# 19ECE349 - RISC PROCESSOR DESIGN USING HDL

Assignment II - Sequential Circuits Modelling

Nigil M.R [CB.EN.U4ECE19136]

### **Question 1**

Write synthesizable behavioural model of an 8-bit shift parallel to serial convertor shift register with a control input mode. The circuit shifts out data through a serial output serial\_out. The circuit has the following modes.

```
mode 00 – No shifting

mode 01 – Shift left


mode 10 – Shift right

mode 11 – External load from an input data_in
```

```
module shift_piso (par_in, mode, data_in, rst, clk, serial_out);
input [1:0] mode;
input [7:0] data_in, par_in;
input rst, clk;
reg [7:0] sreg;
output reg serial_out;
always @ (posedge clk or posedge rst)
begin
       if (rst == 1'b1)
       begin
               sreg \ll 8'd0;
       end
       else if (clk == 1'b1)
       sreg <= par_in;</pre>
       begin
               case (mode)
```

```
2'b00 : sreg <= sreg; // No Shifting
                       2'b01:
                       // Left Shifted Serial Outout (Little Endian)
                       begin
                       serial_out <= sreg[7];</pre>
                       sreg \le {sreg[6:0], 1'b0};
                       end
                       // Right Shifted Serial Output (Big Endian)
                       2'b10:
                       begin
                       serial_out <= sreg[0];</pre>
                       sreg <= {1'b0,sreg[7:1]};</pre>
                       end
                       2'b11 : sreg <= data_in; // Load
               endcase
       end
end
endmodule
module tb_shift_piso ();
wire serial_out;
reg [7:0] data_in, par_in;
reg [1:0] mode;
reg rst, clk;
```

```
always begin
       #10;
       clk = \sim clk;
       end
initial
begin
       rst = 1'b1; clk = 1'b0; data_in = 8'd0; #10;
       rst = 1'b0; clk = 1'b1;
       par_in = 8'b10011001;
       mode <= 01; #200; // Left Shift
       mode <= 11; data_in <= 8'b10101010; #100; // External Load
       par_in = 8'b10011001;
       mode <= 10; #200; // Right Shift on Load
end
shift_piso piso_1 (par_in, mode, data_in, rst, clk, serial_out);
endmodule
Output Waveform
```



Write the synthesizable- behavioral model of a BCD up/down counter which is controlled by a 2-bit mode input. It exhibits the following behavior.

```
mode 00 – No shifting

mode 01 – Shift left

mode 10 – Shift right


mode 11 – External load from an external BCD input ext_in
```

```
module bcd_counter (mode, rst, clk, ext_in, count_out);
input [1:0] mode;
input [3:0] ext_in; // BCD Counter
input rst, clk;
reg [3:0] count;
output reg [3:0] count_out;
always @ (posedge clk or posedge rst)
begin
       if (rst == 1'b1)
               count \ll 4'd0;
       else if (clk == 1'b1)
       begin
               case (mode)
                      2'b00 : count <= count; // No Change in Count
                      2'b01:
                      // BCD Up Counter
                      begin
                      if (count < 9)
```

```
count = count + 1'b1;
                     end
                     else
                            count = 4'b0000;
                     end
                     2'b10:
                     // BCD Down Counter
                     begin
                     if (count < 9)
                     begin
                            count = count - 1'b1;
                     end
                     else
                            count = 4'b0000;
                     end
                     2'b11 : count <= ext_in; // Load
              endcase
              assign count_out = count;
       end
end
endmodule
module tb_bcd_counter ();
wire [3:0] count_out;
reg [3:0] ext_in;
reg [1:0] mode;
```

begin


```
reg rst, clk;
always begin
       #10;
       clk = \sim clk;
       end
initial
begin
       rst = 1'b1; clk = 1'b0; ext_in = 8'd0; #10;
       rst = 1'b0; clk = 1'b1;
       mode <= 01; #60;
       mode <= 00; #20;
       mode <= 10; #30;
       mode <= 11; ext_in <= 4'b011;
       mode <= 01; #10;
end
bcd_counter bcc1 (mode, rst, clk, ext_in, count_out);
endmodule
```



Write the synthesizable behavioural model of a circuit that generates the first 20 values of the Fibonacci series 0, 1, 1, 2, 3, 5, 8, 13, 21.....

```
module fibonacci (clk, rst, value);
input rst, clk;
output reg [15:0] value;
reg [15:0] previous, current;
reg [5:0] count;
always @ (posedge clk or posedge rst)
begin
       if (rst == 1'b1)
       begin
               value <= 16'd0;
               previous <= 16'd0;
               current <= 16'd1;
               count <= 6'd1;
       end
       else if (clk == 1'b1)
       begin
               count = count + 1;
               current = current + previous;
               previous = current - previous;
       end
       if (count == 21)
       begin
               value <= 16'd0;
               previous <= 16'd0;
```

```
current <= 16'd1;
               count <= 6'd1;
       end
       assign value = previous;
end
endmodule
module tb_fibonacci ();
wire [15:0] value;
reg rst, clk;
always begin
       #10;
       clk = \sim clk;
       end
initial
begin
       rst = 1'b1; clk = 1'b0; #10;
       rst = 1'b0; clk = 1'b1; #500;
end
fibonacci f1 (clk, rst, value);
endmodule
```




Write the synthesizable behavioural model of a Moore machine that detects the sequence 111 with overlaps allowed

```
module seq_det (rst, clk, serin, seq_det);
input rst, clk, serin;
output reg seq_det;
reg [1:0] present = 2'b00, next;
always @ (posedge clk or posedge rst)
begin
       if(rst)
               present <= 2'b00; // Ideal
       else if (clk)
       begin
               present <= next;</pre>
       if (next == 2b11)
               seq_det <= 1'b1;
       else
               seq_det \ll 1'b0;
       end
end
always @ (present or serin)
       begin
               case(present)
               2'b00:
               begin
               if (serin == 1'b1)
                       next = 2'b01;
```

```
next = 2'b00;
              end
              2'b01:
              begin
              if (serin == 1'b1)
                      next = 2'b10;
              else
                      next = 2'b00;
              end
              2'b10:
              begin
              if (serin == 1'b1)
                      next = 2'b11;
              else
                      next = 2'b00;
              end
              2'b11:
              begin
              if (serin == 1'b1)
                      next = 2'b11;
              else
                      next = 2'b00;
              end
              endcase
       end
endmodule
module tb_seq_det();
wire seq_det;
```

else

```
reg rst, clk, serin;
always
begin
       clk = \sim clk;
       #10;
end
initial
begin
       rst <= 1'b1; clk <= 1'b0; serin <= 1'b0; #10;
       rst <= 1'b0; clk <= 1'b1;
       serin <= 1'b0; #20;
       serin <= 1'b1; #20;
       serin <= 1'b1; #20;
       serin <= 1'b1; #20;
       serin <= 1'b1; #20;
       serin <= 1'b0; #20;
       serin <= 1'b0; #20;
       serin <= 1'b1; #20;
       serin <= 1'b1; #20;
       serin <= 1'b1; #20;
       serin <= 1'b0; #20;
end
seq_det sqn1 (rst, clk, serin, seq_det);
endmodule
```



Write the synthesizable behavioural model of a Moore machine that detects the sequence 111 with no overlaps allowed.


```
module seq_det_no (rst, clk, serin, seq_det);
input rst, clk, serin;
output reg seq_det;
reg [1:0] present, next;
always @ (posedge clk or posedge rst)
begin
       if(rst)
               present <= 2'b00; // Ideal
       else if (clk)
       begin
               present <= next;</pre>
       if (next == 2b11)
               seq_det <= 1'b1;
       else
               seq_det \ll 1'b0;
       end
end
always @ (present or serin)
       begin
               case(present)
               2'b00:
               begin
               if (serin == 1'b1)
```

```
next = 2'b01;
else
       next = 2'b00;
end
2'b01:
begin
if (serin == 1'b1)
       next = 2'b10;
else
       next = 2'b00;
end
2'b10:
begin
if (serin == 1'b1)
       next = 2'b11;
else
       next = 2'b00;
end
2'b11:
begin
if (serin == 1'b1)
       next = 2'b01;
else
       next = 2'b00;
end
endcase
```

end

endmodule

```
module tb_seq_det_no();
wire seq_det;
reg rst, clk, serin;
always
begin
       clk = \sim clk;
       #10;
end
initial
begin
       rst <= 1'b1; clk <= 1'b0; serin <= 1'b0; #10;
       rst <= 1'b0; clk <= 1'b1;
       serin <= 1'b0; #20;
       serin <= 1'b1; #20;
       serin <= 1'b1; #20;
       serin <= 1'b1; #20;
       serin <= 1'b1; #20;
       serin <= 1'b0; #20;
       serin <= 1'b0; #20;
       serin <= 1'b1; #20;
       serin <= 1'b1; #20;
       serin <= 1'b1; #20;
       serin <= 1'b0; #20;
end
seq_det_no sqno1 (rst, clk, serin, seq_det);
endmodule
```



Write the synthesizable behavioural model of a Moore machine that detects a valid 0 to 1 transition in a serial input *serin* 

```
module trans_det (rst, clk, d_in, transition);
input rst, clk, d_in;
output reg transition;
reg [1:0] present = 2'b00, next;
always @ (posedge clk or posedge rst)
begin
       if(rst)
               present <= 1'b0; // Ideal
       begin
               present <= next;</pre>
       if (next == 2'b11)
       begin
               transition <= 1'b1;
               present <= 2'b00;
       end
       else
               transition <= 1'b0;
       end
end
always @ (present or d_in)
       begin
               case(present)
```

```
2'b00:
              begin
              if (d_in == 1'b0)
                      next = 2'b01;
               else
                      next = 2'b00;
               end
               2'b01:
              begin
              if (d_in == 1'b1)
                      next = 2'b11;
               else
                      next = 2'b01;
               end
               endcase
       end
endmodule
module tb_trans_det();
wire transition;
reg rst, clk, d_in;
always
begin
       clk = \sim clk;
       #10;
end
```

initial
begin

rst <= 1'b1; clk <= 1'b0; d\_in <= 1'b0; #10;

rst <= 1'b0; clk <= 1'b1;

d\_in <= 1'b0; #20;

d\_in <= 1'b1; #20;

d\_in <= 1'b1; #20;

d\_in <= 1'b0; #20;

end

trans\_det td1 (rst, clk, d\_in, transition);

d\_in <= 1'b1; #20;

endmodule

