

## **19ECE349 - RISC Processor Design Using HDL**

Nigil M.R [CB.EN.U4ECE19136]

### **Assignment 1 - Combinational Circuits Modelling using Verilog HDL**

1. Write the synthesizable behavioural model of full adder. Use the full adder as a component to realize the structural model of an n-bit parametrizable ripple adder. Verify the ripple adder for the case where the word-size is 16 for five pairs of inputs.

#### **Full Adder - Behavioural Model Code**

```
module fulladder (c_in, x, y, s_out, c_out);
    input wire c_in, x, y;
    output reg s_out, c_out;

    always @ (x or y or c_in)
    begin
        s_out = x ^ y ^ c_in;
        c_out = (x & y) | (x & c_in) | (y & c_in);
    end
endmodule

// TEST BENCH
module tb_fulladder;
    wire s_out,c_out;
    reg x,y,c_in;
```

initial begin x = 1'b0; y = 1'b0; c_in = 1'b0; #100; // Sum 0, Cout 0  x = 1'b1; y = 1'b0; c_in = 1'b0; #100; // Sum 1, Cout 0  x = 1'b1; y = 1'b1; c_in = 1'b1; #100; // Sum 1, Cout 1  x = 1'b0; y = 1'b1; c_in = 1'b1; #100; // Sum 0, Cout 1  x = 1'b0; y = 1'b1; c_in = 1'b0; #100; // Sum 1, Cout 0	end fulladder fa1 (c_in, x, y, s_out, c_out); endmodule
--	---

#### **Code & Output Waveform Screenshot**

C:/Users/Nigel/Documents/Model Sim/FA\_Beh.v

File Edit View Tools Bookmarks Window Help


C:/Users/Nigel/Documents/Model Sim/FA\_Beh.v - Default

Ln#

```
1 // FULL ADDER
2
3 module fulladder (c_in, x, y, s_out, c_out);
4
5 input wire c_in, x, y;
6 output reg s_out, c_out;
7
8 always @ (x or y or c_in)
9 begin
10
11 s_out = x ^ y ^ c_in;
12
13 c_out = (x & y) | (x & c_in) | (y & c_in);
14
15 end
16 endmodule
17
18 module tb_fulladder;
19 wire s_out,c_out;
20 reg x,y,c_in;
21
22 initial
23 begin
24 x = 1'b0; y = 1'b0; c_in = 1'b0;
25 #100;
26 x = 1'bl; y = 1'b0; c_in = 1'b0;
27 #100;
28 x = 1'bl; y = 1'bl; c_in = 1'bl;
29 #100;
30 x = 1'b0; y = 1'bl; c_in = 1'bl;
31 #100;
32 x = 1'b0; y = 1'bl; c_in = 1'b0;
33 #100;
34
35 end
36
37 fulladder fal (c_in, x, y, s_out, c_out);
38
39 endmodule
40
```

Ln: 24 Col: 32

11:05  
IN ENG 20-03-2022



## Ripple Carry Adder - Structural Model Code

---

```
module ripadd (a , b, cin, sout, cout);
parameter wordsize = 16;
input cin;
input [wordsize - 1 : 0] a, b;
output [wordsize - 1: 0] sout;
output cout;
wire [wordsize: 0] sig_int;

genvar i;
assign sig_int[0] = cin;
assign cout = sig_int[wordsize];

generate
for (i = 0; i <= wordsize - 1; i = i+1)
begin: addbit
    fulladder fa1 (sig_int[i], a[i], b[i], sout[i],
    sig_int[i+1]);
end
endgenerate
endmodule

// TEST BENCH
module tb_ripadd;

```

```
wire [15 : 0] sout;
wire cout;
reg [15 : 0] a,b;
reg cin;
integer m, n;
initial
begin
    cin = 1'b0;

    for (m = 0; m < 16; m = m+1)
begin
    a = m;
    for (n = 0; n < 16; n = n+1)
begin
    b = n;
    #100;

    end
end
end
end

ripadd ra1 (a, b, cin, sout, cout);
defparam ra1.wordsize = 16;

endmodule
```

---

## Code & Output Waveform Screenshot

C:/Users/Nigil/Documents/Model Sim/RAF.v

File Edit View Tools Bookmarks Window Help


C:/Users/Nigil/Documents/Model Sim/RAF.v - Default \*

Ln#

```
1 module ripadd (a , b, cin, sout, cout);
2 parameter wordsize = 16;
3 input cin;
4 input [wordsize - 1 : 0] a, b;
5 output [wordsize - 1: 0] sout;
6 output cout;
7 wire [wordsize: 0] sig_int;
8
9
10 genvar i;
11 assign sig_int[0] = cin;
12 assign cout = sig_int[wordsize];
13
14 generate
15 for (i = 0; i <= wordsize - 1; i = i+1)
16 begin: addbit
17
18 fulladder fal (sig_int[i], a[i], b[i], sout[i], sig_int[i+1]);
19
20 end
21 endgenerate
22 endmodule
23
24 // TEST BENCH
25
26 module tb_ripadd;
27 wire [15 : 0] sout;
28 wire cout;
29 reg [15 : 0] a,b;
30 reg cin;
31 integer m, n;
32
33 initial
34 begin
35 cin = 1'b0;
36
37 for (m = 0; m < 16; m = m+1)
38 begin
39 a = m;
40 for (n = 0; n < 16; n = n+1)
41 begin
42 b = n;
43 #100;
44 end
45 end
46 end
47
48 ripadd ral (a, b, cin, sout, cout);
49 defparam ral.wordsize = 16;
50 endmodule
51
```

Ln: 49 Col: 27 \*\*

11:10  
20-03-2022



2. Using case statement write a synthesizable behavioural model for the following function

$$F(A,B,C,D) = \Sigma m(0,1,7,9,13,15)$$

### Behavioural Model Code - Case Statement

---

```
module ckt (sel, out);
    output reg out;
    input [3:0] sel;

    always @ (sel)
        begin
            case (sel)
                4'b0000 : out = 1'b1;
                4'b0001 : out = 1'b1;
                4'b0101 : out = 1'b1;
                4'b0111 : out = 1'b1;
                4'b1101 : out = 1'b1;
                4'b1111 : out = 1'b1;
                default : out = 1'b0; // DEFAULT
                           VALUES
            endcase
        end
endmodule

// TEST BENCH
module tb_ckt;
    wire out;
    reg [3:0] sel; // INPUT LINE

    initial
        begin
            sel = 4'b0000; #100; // out = 1
            sel = 4'b0010; #100; // out = 0
            sel = 4'b0111; #100; // out = 1
            sel = 4'b1000; #100; // out = 0
            sel = 4'b1010; #100; // out = 0
        end

    ckt c1 (sel, out);
endmodule
```

---

### Code & Output Waveform Screenshot

C:/Users/Nigel/Documents/Model Sim/MIN.v

File Edit View Tools Bookmarks Window Help


C:/Users/Nigel/Documents/Model Sim/MIN.v - Default

```
Ln# 1
2 module ckt (sel, out);
3   output reg out;
4   input [3:0] sel;
5
6   always @(sel)
7     begin
8       case (sel)
9
10      4'b0000 : out = 1'b1;
11      4'b0001 : out = 1'b1;
12      4'b0101 : out = 1'b1;
13      4'b0111 : out = 1'b1;
14      4'b1101 : out = 1'b1;
15      4'b1111 : out = 1'b1;
16      default : out = 1'b0; // DEFAULT VALUES
17
18   endcase
19 end
20 endmodule
21
22 //TEST BENCH
23
24 module tb_ckt;
25   wire out;
26   reg [3:0] sel; // INPUT LINE
27
28
29   initial // FIVE TEST VALUES
30   begin
31     sel = 4'b0000; #100;
32     sel = 4'b0010; #100;
33     sel = 4'b0111; #100;
34     sel = 4'b1000; #100;
35     sel = 4'b1010; #100;
36   end
37
38   ckt cl (sel, out);
39
40 endmodule
41
```

I

Ln: 1 Col: 0

11:15  
ENG IN 20-03-2022



3. Write a synthesizable behavioural model for a BCD to seven segments decode.

### BCD-Seven Segment Display - Behavioural Model Code

---

```
module bcd2led (bcd, leds);
    input [3:0] bcd;
    output reg [1:7] leds;

    always @(bcd)
        case (bcd) //ABCDEFG
            0: leds = 7'b1111110;
            1: leds = 7'b0110000;
            2: leds = 7'b1101101;
            3: leds = 7'b1111001;
            4: leds = 7'b0110011;
            5: leds = 7'b1011011;
            6: leds = 7'b1011111;
            7: leds = 7'b1110000;
            8: leds = 7'b1111111;
            9: leds = 7'b1111011;

        endcase
    endmodule

// TEST BENCH
module tb_bcd2led;
    reg [3:0] bcd;
    wire [1:7] leds;

    initial
        begin
            bcd = 0; #100; // leds = 7'b0110000
            bcd = 1; #100; // leds = 7'b1111110
            bcd = 3; #100; // leds = 7'b1111001
            bcd = 5; #100; // leds = 7'b1011011
            bcd = 7; #100; // leds = 7'b1110000
        end
    bcd2led bcd1 (bcd, leds);
endmodule
```

---

### Code & Output Waveform Screenshot

C:/Users/Nigel/Documents/Model Sim/BCD2LED.v

File Edit View Tools Bookmarks Window Help


C:/Users/Nigel/Documents/Model Sim/BCD2LED.v - Default

Ln# 1  
2 module bcd2led (bcd, leds);  
3 input [3:0] bcd;  
4 output reg [1:7] leds;  
5 always @(bcd)  
6 begin  
7 case (bcd) //ABCDEFG  
8 0: leds = 7'b1111110;  
9 1: leds = 7'b0110000;  
10 2: leds = 7'b1101101;  
11 3: leds = 7'b1111001;  
12 4: leds = 7'b0110011;  
13 5: leds = 7'b1011011;  
14 6: leds = 7'b1011111;  
15 7: leds = 7'b1111000;  
16 8: leds = 7'b1111111;  
17 9: leds = 7'b1111011;  
18 endcase  
19 endmodule  
20  
21 module tb\_bcd2led;  
22 reg [3:0] bcd;  
23 wire [1:7] leds;  
24  
25 initial  
26 begin  
27 bcd = 0; #100;  
28 bcd = 1; #100;  
29 bcd = 3; #100;  
30 bcd = 5; #100;  
31 bcd = 7; #100;  
32  
33 end  
34  
35 bcd2led bcd1 (bcd, leds);  
36  
37 endmodule  
38

Ln: 23 Col: 16

11:16

IN 20-03-2022



4. A circuit has an 8-bit ACII code as input. The circuit generates the outputs that drive a seven-segment display. If the ASCII input corresponds to an uppercase alphabet, the corresponding seven-segment code is generated. For any other ASCII code, the seven-segment display is not active. Write a synthesizable behavioural model for the circuit.

### 8-Bit ASCII - Seven Segment Display - Behavioural Model Code

---

```

module ascii (ascii_in, seven_out);
  input [7:0] ascii_in;
  output reg [7:1] seven_out;
  always @(ascii_in)
    case (ascii_in)
      65: seven_out = 7'h77;
      66: seven_out = 7'h7f;
      67: seven_out = 7'h4e;
      68: seven_out = 7'h7e;
      69: seven_out = 7'h4f;
      70: seven_out = 7'h47;
      71: seven_out = 7'h5e;
      72: seven_out = 7'h37;
      73: seven_out = 7'h30;
      74: seven_out = 8'h3C;
      75: seven_out = 8'h37;
      76: seven_out = 7'h0e;
      77: seven_out = 7'h55;
      78: seven_out = 7'h15;
      79: seven_out = 7'h7e;
      80: seven_out = 7'h67;
      81: seven_out = 7'h73;
      82: seven_out = 7'h77;
      83: seven_out = 7'h5B;
      84: seven_out = 7'h46;
      85: seven_out = 7'h3e;
      86: seven_out = 7'h27;
      87: seven_out = 7'h3f;
      88: seven_out = 7'h25;
      89: seven_out = 7'h3b;
      90: seven_out = 7'h6d;
      default: seven_out = 7'b00;
    endcase
  endmodule

// TEST BENCH
module tb_ascii;
  reg [8:0] ascii_in;
  wire [7:1] seven_out;
  initial
    begin
      ascii_in = 65; #100; // seven_out = 7'b111011
      ascii_in = 35; #100; // seven_out = 7'b0000000
      ascii_in = 100; #100; // seven_out = 7'h00000000
      ascii_in = 85; #100; // seven_out = 7'h1000110
      ascii_in = 72; #100; // seven_out = 7'h0110111
    end
  ascii A1 (ascii_in, seven_out);
endmodule

```

---

### Code & Output Waveform Screenshot

C:/Users/Nigil/Documents/Model Sim/ASCII.v

File Edit View Tools Bookmarks Window Help

C:/Users/Nigil/Documents/Model Sim/ASCII.v - Default


Ln#

```
1 module ascii (ascii_in, seven_out);
2   input [7:0] ascii_in;
3   output reg [7:1] seven_out;
4
5   always @(ascii_in)
6     case (ascii_in)
7       65: seven_out = 7'h77;
8       66: seven_out = 7'h7f;
9       67: seven_out = 7'h4e;
10      68: seven_out = 7'h7e;
11      69: seven_out = 7'h4f;
12      70: seven_out = 7'h47;
13      71: seven_out = 7'h5e;
14      72: seven_out = 7'h37;
15      73: seven_out = 7'h30;
16      74: seven_out = 7'h3C;
17      75: seven_out = 7'h37;
18      76: seven_out = 7'h0e;
19      77: seven_out = 7'h55;
20      78: seven_out = 7'h15;
21      79: seven_out = 7'h7e;
22      80: seven_out = 7'h67;
23      81: seven_out = 7'h73;
24      82: seven_out = 7'h77;
25      83: seven_out = 7'h5B;
26      84: seven_out = 7'h46;
27      85: seven_out = 7'h3e;
28      86: seven_out = 7'h27;
29      87: seven_out = 7'h3f;
30      88: seven_out = 7'h25;
31      89: seven_out = 7'h3B;
32      90: seven_out = 7'h6d;
33      default: seven_out = 7'b00;
34
35   endcase
36 endmodule
37
38 module tb_ascii;
39   reg [8:0] ascii_in;
40   wire [7:1] seven_out;
41   initial
42     begin
43       ascii_in = 65; #100;
44       ascii_in = 35; #100;
45       ascii_in = 100; #100;
46       ascii_in = 85; #100;
47       ascii_in = 72; #100;
48     end
49     ascii Al (ascii_in, seven_out);
50   endmodule
```

Ln: 37 Col: 0

11:56

ENG IN 20-03-2022



5. Write a synthesizable model of a combination circuit that computes  $y$  where  $y = 130x$  without using multiplication operator.

### Barrel Shifter - Behavioural Model Code

---

```
module mad (x,y);  
  
    input [9:0] x;  
    output reg [9:0] y;  
    integer i,a,b;  
  
    always @ (x)  
    begin  
        a = {x[2:0],7'b0};  
        b = {x[8:0],1'b0};  
        y = a + b;  
  
    end  
endmodule  
  
// TEST BENCH  
module tb_mad;  
    wire [9:0] y;  
  
    reg [9:0] x;  
  
    initial  
    begin  
        x = 2; #100;  
        // y = 10'b 1 0000 0100 (260)  
        x = 3; #100;  
        // y = 10'b 1 1000 0110 (390)  
        x = 4; #100;  
        // y = 10'b 10 0000 1000 (520)  
        x = 6; #100;  
        // y = 10'b 11 0000 1100 (780)  
        x = 7;  
        // y = 10'b 11 1000 1110 (910)  
    end  
  
    mad m1 (x,y);  
endmodule
```

---

### Code & Output Waveform Screenshot

C:/Users/Nigel/Documents/Model Sim/MAD.v

File Edit View Tools Bookmarks Window Help


C:/Users/Nigel/Documents/Model Sim/MAD.v - Default \*

Ln#

```
1
2 module mad (x,y);
3
4     input [9:0] x;
5     output reg [9:0] y;
6     integer i,a,b;
7
8
9     always @ (x)
10    begin
11        a = {x[2:0],7'b0};
12        b = {x[8:0],1'b0};
13        y = a + b;
14    end
15    endmodule
16
17 module tb_mad;
18     wire [9:0] y;
19     reg [9:0] x;
20
21
22
23
24     initial
25     begin
26         x = 2; #100;
27         x = 3; #100;
28         x = 4; #100;
29         x = 6; #100;
30         x = 7;
31     end
32
33     mad ml (x,y);
34     endmodule
35
36
37
38
```

Ln: 2 Col: 0

11:20  
IN 20-03-2022



6. A memory decoder having a 16-bit address input *addr* performs the following functions
- It asserts an output *rom\_en* for the ROM addresses 0000 to 00FF H
  - It asserts an output *ram1\_en* for the RAM addresses 0100 to 03FF H
  - It asserts an output *ram2\_en* for the RAM addresses 0400 to 0FFF H
  - It asserts an output *ram3\_en* for the RAM addresses 1000 to FFFF H

Write a synthesizable model for the decoder

### **Memory Decoder - Behavioural Model Code**

---

```
module decram (en, rom_en, ram1_en, ram2_en, ram3_en, addr);

input en;
input [15:0] addr;
output reg [1:0] rom_en, ram1_en, ram2_en, ram3_en;

always @(addr, en)
begin
if (en == 1'b1)
begin
rom_en = ((addr >= 16'h0000) && (addr <= 16'h00ff)) ? 2'b01 : 2'b00;
ram1_en = ((addr >= 16'h0100) && (addr <= 16'h03ff)) ? 2'b01 : 2'b00;
ram2_en = ((addr >= 16'h0400) && (addr <= 16'h0fff)) ? 2'b01 : 2'b00;
ram3_en = ((addr >= 16'h1000) && (addr <= 16'hffff)) ? 2'b01 : 2'b00;
end
else if (en == 1'b0) begin
rom_en = 2'b00;
ram1_en = 2'b00;
ram2_en = 2'b00;
ram3_en = 2'b00;
end
end
```

```

end
end
endmodule
// TEST BENCH
module tb_decram;
wire [1:0] rom_en;
wire [1:0] ram1_en, ram2_en, ram3_en;
reg en;
reg [15:0] addr;

initial
begin
en = 1; addr = 16'h0001; #100; // rom_en = 1
en = 1; addr = 16'h0101; #100; // ram1_en = 1
en = 1; addr = 16'h0401; #100; // ram2_en = 1
en = 1; addr = 16'h1001; #100; // ram3_en = 1
en = 0; addr = 16'h02ff; #100; // All Outputs De-Asserted

end

decram DR1 (en, rom_en, ram1_en, ram2_en, ram3_en, addr);
endmodule

```

## Code & Output Waveform Screenshot

---

C:/Users/Nigil/Documents/Model Sim/DEC.v

File Edit View Tools Bookmarks Window Help

C:/Users/Nigil/Documents/Model Sim/DEC.v - Default


Ln#

```
1 module decram (en, rom_en, raml_en, ram2_en, ram3_en, addr);
2
3 input en;
4 input [15:0] addr;
5 output reg [1:0] rom_en, raml_en, ram2_en, ram3_en;
6
7
8 always @(addr, en)
9 begin
10 if (en == 1'b1)
11 begin
12 rom_en = ((addr >= 16'h0000) && (addr <= 16'h00ff)) ? 2'b01 : 2'b00;
13 raml_en = ((addr >= 16'h0100) && (addr <= 16'h03ff)) ? 2'b01 : 2'b00;
14 ram2_en = ((addr >= 16'h0400) && (addr <= 16'h0fff)) ? 2'b01 : 2'b00;
15 ram3_en = ((addr >= 16'h1000) && (addr <= 16'hffff)) ? 2'b01 : 2'b00;
16
17 end
18 else if (en == 1'b0) begin
19 rom_en = 2'b00;
20 raml_en = 2'b00;
21 ram2_en = 2'b00;
22 ram3_en = 2'b00;
23 end
24 end
25 endmodule
26
27 module tb_decram;
28 wire [1:0] rom_en;
29 wire [1:0] raml_en, ram2_en, ram3_en;
30 reg en;
31 reg [15:0] addr;
32
33 initial
34 begin
35 en = 1; addr = 16'h0001; #100;
36 en = 1; addr = 16'h0101; #100;
37 en = 1; addr = 16'h0401; #100;
38 en = 1; addr = 16'h1001; #100;
39 en = 0; addr = 16'h02ff; #100;
40
41 end
42
43
44 decram DRL (en, rom_en, raml_en, ram2_en, ram3_en, addr);
45
46 endmodule
47
48
```

Ln: 1 Col: 0

15:00

ENG IN 20-03-2022



7. A street light controller has a 4-bit input *ambient\_in* which provides the ambient illumination in encoded form. It drives four lights viz L1, L2, L3 and L4. The outputs are asserted as follows:
- When *ambient\_in* is between 0 and 4 all the outputs are asserted
  - When *ambient\_in* is between 5 and 8 L1, L2 and L3 are asserted
  - When *ambient\_in* is between 9 and 12 only L1 and L2 are asserted
  - When *ambient\_in* is between 13 and 15 all the outputs are de-asserted

Write a synthesizable behavioural model if the above circuit

### Ambient Light Control - Behavioural Model Code

---

```
module light (ambient_in, L1, L2, L3, L4,);
input [3:0] ambient_in;
output reg L1, L2, L3, L4;

always @ (ambient_in)
begin
if((ambient_in >= 4'd0) && (ambient_in <= 4'd4))
begin
L1 = 1'b1; L2 = 1'b1; L3 = 1'b1; L4 = 1'b1;
end
if((ambient_in >= 4'd5) && (ambient_in <= 4'd8))
begin
L1 = 1'b1; L2 = 1'b1; L3 = 1'b1; L4 = 1'b0;
end
if((ambient_in >= 4'd9) && (ambient_in <= 4'd11))
begin
L1 = 1'b1; L2 = 1'b1; L3 = 1'b0; L4 = 1'b0;
end
if((ambient_in >= 4'd13) && (ambient_in <= 4'd15))
begin
L1 = 1'b0; L2 = 1'b0; L3 = 1'b0; L4 = 1'b0;
end
```

```

end
endmodule
// TEST BENCH
module tb_light;
wire L1, L2, L3, L4;
reg [3:0] ambient_in;

initial
begin
ambient_in = 4'd1; #100; // L1 = 1, L2 = 1, L3 = 1, L4 = 1
ambient_in = 4'd6; #100; // L1 = 1, L2 = 1, L3 = 1, L4 = 0
ambient_in = 4'd10; #100; // L1 = 1, L2 = 1, L3 = 0, L4 = 0
ambient_in = 4'd14; #100; // L1 = 0, L2 = 0, L3 = 0, L4 = 0
ambient_in = 4'd0; #100; // L1 = 1, L2 = 1, L3 = 1, L4 = 1

end
light LA (ambient_in, L1, L2, L3, L4,);
endmodule

```

---

### Code & Output Waveform Screenshot

C:/Users/Nigil/Documents/Model Sim/LIGHT.v

File Edit View Tools Bookmarks Window Help

C:/Users/Nigil/Documents/Model Sim/LIGHT.v - Default

```
Ln# 1
2 module light (ambient_in, L1, L2, L3, L4,);
3 input [3:0] ambient_in;
4 output reg L1, L2, L3, L4;
5
6 always @ (ambient_in)
7 begin
8   if((ambient_in >= 4'd0) && (ambient_in <= 4'd4))
9     begin
10    L1 = 1'b1; L2 = 1'b1; L3 = 1'b1; L4 = 1'b1;
11  end
12  if((ambient_in >= 4'd5) && (ambient_in <= 4'd8))
13  begin
14    L1 = 1'b1; L2 = 1'b1; L3 = 1'b1; L4 = 1'b0;
15  end
16  if((ambient_in >= 4'd9) && (ambient_in <= 4'd11))
17  begin
18    L1 = 1'b1; L2 = 1'b1; L3 = 1'b0; L4 = 1'b0;
19  end
20  if((ambient_in >= 4'd13) && (ambient_in <= 4'd15))
21  begin
22    L1 = 1'b0; L2 = 1'b0; L3 = 1'b0; L4 = 1'b0;
23  end
24 end
25 endmodule
26
27 module tb_light;
28 wire L1, L2, L3, L4;
29 reg [3:0] ambient_in;
30
31 initial
32 begin
33 ambient_in = 4'd1; #100;
34 ambient_in = 4'd6; #100;
35 ambient_in = 4'd10; #100;
36 ambient_in = 4'd14; #100;
37 ambient_in = 4'd0; #100;
38
39 end
40
41 light LA (ambient_in, L1, L2, L3, L4,);
42
43 endmodule
44
45
```

Ln: 1 Col: 0

11:24

IN 20-03-2022

