Building a RISC-V Core

RISC-V Based MYTH Workshop MYTH - Microprocessor for You in Thirty Hours



Steve Hoover


Founder, Redwood EDA July 31, 2020

Day 4 & 5: RISC-V


Agenda:

- Simple RISC-V subset
- Pipelined RISC-V subset
- Complete (almost) RISC-V (RV32I)

Example RISC-V Block Diagram



Implementation Plan



Lab: RISC-V Shell Code

Review information at:

https://github.com/stevehoover/RISC-V_MYTH_Workshop

Open link for "RISC-V lab starting-point code".


Review code containing (or including):

- A simple RISC-V assembler.
- An instruction memory containing the sum 1..9 test program.
- Commented code for register file and memory.
- Visualization.

Test-driven development: Develop tests first, then functionality.

Lab: Next PC


Reset \$pc[31:0] to 0 if <u>previous</u> instruction was a "reset instruction" (>>1\$reset), and increment by 1 instruction (32'd4 bytes) thereafter. (We'll add branch support later.)



Check PC value in simulation and confirm save. PC's after reset should be 0, 4, ...


Lab: Fetch (part 1)

Add the instruction memory containing the program (provided).



 Uncomment //m4+imem(@1), and //m4+cpu_viz(@4) compile, and observe log errors.


Lab: Fetch (part 2)



- 1. imem expects inputs:
 - a. In: \$imem rd en (read enable)
 - b. In: **\$imem_rd_addr**[M4_IMEM_INDEX_CNT-1:0]

 and provides output:
 - c. Out: **\$imem rd data[31:0]**
- Connect imem interface to read into \$instr[31:0] addressed by \$pc[M4_IMEM_INDEX_CNT+1:2] enabled every cycle after reset.
- 3. Check \$instr in simulation and confirm save.

Decode



Lab: Instruction Types Decode

instr[6:2] determine instruction type: I, R, S, B, J, U

instr[4:2] instr[6:5]	000	001	010	011	100	101	110	111
00	I	I	-	-	I	U	ı	-
01	S	S	-	R	R	U	R	-
10	R4	R4	R4	R4	R	-	-	-
11	В	I	-	J	I (unused)	-	-	-

Check behavior in simulation.

Lab: Instruction Immediate Decode


Form \$imm[31:0] based on instruction type.

```
31
         30
                         20 19
                                        12
                                                    10
                                              11
                                                                                0
                                                    inst[30:25]
                                                                inst[24:21]
                                                                             inst[20] I-immediate
                  -\inf[31]
                  -\inf[31]
                                                                             inst[7]
                                                    inst[30:25]
                                                                 inst[11:8]
                                                                                      S-immediate
              -\inf[31]
                                           inst[7]
                                                    inst[30:25]
                                                                 inst[11:8]
                                                                                      B-immediate
inst[31]
            inst[30:20]
                             inst[19:12]
                                                            — 0 —
                                                                                      U-immediate
      -\inf[31]
                             inst[19:12]
                                           inst[20] \mid inst[30:25] \mid inst[24:21]
                                                                                      J-immediate
```

Check behavior in simulation.

Lab: Instruction Decode

Extract other instruction fields: \$funct7, \$funct3, \$rs1, \$rs2, \$rd, \$opcode




\$rs2[4:0] = \$instr[24:20]; ...

Check behavior in simulation.

Lab: RISC-V Instruction Field Decode

Let's use when conditions



```
$rs2_valid = $is_r_instr || $is_s_instr || $is_b_instr;
?$rs2_valid
    $rs2[4:0] = $instr[24:20];
...
Check behavior in simulation.
```

Lab: Instruction Decode

RV32I Base Instruction Set (except FENCE, ECALL, EBREAK):


	opcode	0110111	LUI
funct3		0010111	AUIPC
		1101111	JAL
	000	1100111	IALR
	000	1100011	BEQ
	001	1100011	BNE
Ľ	100	1100011	BLT
	101	1100011	BGE
	110	1100011	BLTU
U	111	1100011	BGEU
	000	0000011	LB
	000	0000011 0000011	LB LH
	001	0000011	LH
	001 010	0000011 0000011	LH LW
	001 010 100	0000011 0000011 0000011	LH LW LBU
	001 010 100 101	0000011 0000011 0000011 0000011	LH LW LBU LHU
	001 010 100 101 000	0000011 0000011 0000011 0000011 0100011	LH LW LBU LHU SB
\ 	001 010 100 101 000 001	0000011 0000011 0000011 0000011 0100011	LH LW LBU LHU SB SH
	001 010 100 101 000 001 010	0000011 0000011 0000011 0000011 0100011 0100011	LH LW LBU LHU SB SH SW

[2]	funct3	opcode	
funct7	011	0010011	SLTIU
کر	100	0010011	XORI
	110	0010011	ORI
	111	0010011	ANDI
$\frac{\overline{0}}{0}$	001	0010011	SLLI
O	101	0010011	SRLI
1	101	0010011	SRAI
Ō	000	0110011	ADD
Ī	000	0110011	SUB
0	001	0110011	SLL
0	010	0110011	SLT
0	011	0110011	SLTU
0 0 0 0	100	0110011	XOR
	101	0110011	SRL
1	101	0110011	SRA
O	110	0110011	OR
$\overline{0}$	111	0110011	AND

Complete circled instructions.

Check behavior in simulation and confirm save.

Register File Read




Lab: Register File Read

- 1. Uncomment //m4+rf(@1, @1) instantiation. (Default values are provided for inputs.)
- Provide proper input
 assignments to enable RF read
 (rd) of \$rs1/2 when
 \$rs1/2 valid.
- 3. Debug in simulation. Note that, on reset, register values are set to their index (e.g. x5 = 32'd5) so you can see something meaningful in simulation.

2-read, 1-write register file:




Lab: Register File Read (part 2)



Assign \$src1/2_value[31:0] to register file outputs.


Lab: ALU

Assign the ALU \$result for ADD and ADDI. (You'll fill in others later.)



```
$result[31:0] =
    $is_addi ? $src1_value + $imm :
    ...
    32'bx;
```

Register File Write



Lab: Register File Write


- Provide proper input
 assignments to enable RF
 write (wr) of \$result to \$rd
 (dest reg) when \$rd_valid for
 a valid instruction.
- 2. Debug in simulation. Should be writing and reading registers.
- 3. But wait, in RISC-V, x0 is "always-zero". Writes should be ignored. Add logic to disable write if \$rd is 0.
- 4. Save outside of Makerchip.


2-read, 1-write register file:




Arrays - What's inside?

A low-level implementation of a 1-read, 1-write, array:






Register File - Detailed



Lab: Branches




- Determine \$taken_br = ... as a ternary expression based on \$is_bxx, defaulting to 1'b0.
- 2. Confirm save.

BNE: != BLT: (x1 < x2) ^ (x1[31] != x2[31]) BGE: (x1 >= x2) ^ (x1[31] != x2[31])

BLTU: <
BGEU: >=

BEQ: ==

Lab: Branches



- 1. Compute \$br_tgt_pc (PC + imm)
- 2. Modify \$pc MUX expression to use the <u>previous</u> \$br_tgt_pc when the <u>previous</u> instruction was \$taken_br.
- 3. Check behavior in simulation. Program should now sum values {1..9}!
- 4. Debug as needed, and save outside of Makerchip.


Lab: Testbench

Tell Makerchip when simulation passes by monitoring the value in register x10 (containing the sum) (within @1):


```
*passed = |cpu/xreg[10]>>5$value == (1+2+3+4+5+6+7+8+9);
```

Check log for passed message.


Pipelining Your RISC-V




Waterfall Logic Diagram




Pipelining Your RISC-V




Pipelining Your RISC-V




Waterfall Logic Diagram



Pipelining Your RISC-V



RISC-V Waterfall Diagram & Hazards




Time ->


```
P
        add a4, a3, a4
                            D
                               R
                                   Ε
                                      W
loop:
                                      E
                               D
                                   R
                                          V
        addi a3, a3, 1
                                             W
        blt a\overline{3}, a2, loop
                                   D
                                             Ε
                                          R
                                                 W
loop: add a4,a3,a4
                                      Р
                                             R
        addi a3, a3, 1
                                          D
```

. . .


RISC-V Waterfall Diagram & Hazards



Waterfall Logic Diagram




Lab: 3-Cycle \$valid



- Create \$start to provide first \$valid pulse (reset last cycle, but not this cycle).
- Create \$valid: 0 during \$reset, 1 for \$start, >>3\$valid o/w. Check simulation.




Lab: 3-Cycle RISC-V



- 1. Avoid writing RF for invalid instructions.
- 2. Avoid redirecting PC for invalid (branch) instructions.

 Introduce: \$valid_taken_br = \$valid && \$taken_br; and use it in PC mux.
- 3. Update inter-instruction dependency alignments (>>3).
- 4. Debug until passing. Confirm save.


Lab: 3-Cycle RISC-V




- 1. Partition logic into pipeline stages as above. Add stages; cut-n-paste code.
- 2. For RF use m4+rf (@2, @3), implying >>2. (Since previous 2 instructions do not update RF, >>1, >>2, >>3 are functionally equivalent.)
- 3. Debug as needed.

(You just changed most of your RTL code and added many lines!)


~1 Instruction Per Cycle (~1 IPC)



Register File Bypass




Lab: Register File Bypass




- 1. RF read uses RF as written 2 instructions ago (already correct).
- 2. Update expressions for \$srcx_value to select previous \$result if it was written to RF (write enable for RF) and if previous \$rd == \$rsx.
- 3. (Should have no effect yet)

Branches




Branches



Time ->

```
Ε
       add a4,a3,a4 P
                            R
                                  W
loop:
                         D
                            D
                               R
                                  E
                                     W
       addi a3,a3,1
                                  R
                                     <u>•</u>
       blt a3, a2, loop
                            Р
                               D
                                        W
                               Р
                                     F
                                        Е
       add a0, a4, zero
                                  D
                                            W
                                           Е
                                              W
                                     P
                                              Ε
                                           R
                                                 W
                                        D
       add a4, a3, a4
loop:
                                                 E
                                                    W
                                            D
                                              R
       addi a3, a3, 1
```

Lab: Branches



- 1. Replace @1 \$valid assignment with @3 \$valid assignment based on the non-existence of a <u>valid</u> \$taken_br's in <u>previous two</u> instrutions.
- 2. Increment PC every cycle (not every 3 cycles)
- 3. (PC redirect for branches is already 3-cycle. No change.)
- 4. Debug. Save outside of Makerchip.

Lab: Complete Instruction Decode

RV32I Base Instruction Set (except FENCE, ECALL, EBREAK):

	opcode	0110111	LUI
funct3		0010111	AUIPC
		1101111	JAL
	000	1100111	IALR
	000	1100011	BEQ
ı	001	1100011	BNE
ı	100	1100011	BLT
ı	101	1100011	BGE
ı	110	1100011	BLTU
l	111	1100011	BGEU
	000	0000011	LB
	000	0000011 0000011	LB LH
	C CENTERIOR C		
	001	0000011	LH
	001 010	0000011 0000011	LH LW
	001 010 100	0000011 0000011 0000011	LH LW LBU
	001 010 100 101	0000011 0000011 0000011 0000011	LH LW LBU LHU
	001 010 100 101 000	0000011 0000011 0000011 0000011 0100011	LH LW LBU LHU SB
ر ر	001 010 100 101 000 001	0000011 0000011 0000011 0000011 0100011	LH LW LBU LHU SB SH
	001 010 100 101 000 001 010	0000011 0000011 0000011 0000011 0100011 0100011	LH LW LBU LHU SB SH SW

[2]	funct3	opcode	
funct7[5	011	0010011	SLTIU
اک	100	0010011	XORI
<u>.</u> =	110	0010011	ORI
— _	111	0010011	ANDI
O	001	0010011	SLLI
\overline{O}	101	0010011	SRLI
1	101	0010011	SRAI
O	000	0110011	ADD
I	000	0110011	SUB
O	001	0110011	SLL
$\frac{0}{0}$	010	0110011	SLT
O	011	0110011	SLTU
$\frac{0}{0}$	100	0110011	XOR
	101	0110011	SRL
1	101	0110011	SRA
O	110	0110011	OR
Ō	111	0110011	AND


 Complete remaining instrs, except loads (L*).

- 2. We'll treat all loads the same, so generate \$is_load based on opcode only.
- 3. Confirm save.

Lab: Complete ALU

```
Assign $result for other instrs
                                             ADD
                                                     $src1_value + $src2_value;
ANDI $src1_value & $imm;
                                             SUB
                                                     $src1_value - $src2_value;
ORI
       $src1_value | $imm;
                                             SLL
                                                     $src1_value << $src2_value[4:0];</pre>
XORI
       $src1_value ^ $imm;
                                             SRL
                                                     $src1_value >> $src2_value[4:0];
ADDI
       $src1_value + $imm;
                                             SLTU
                                                     $src1_value < $src2_value;</pre>
SLLI
       $src1_value << $imm[5:0];
                                             SLTIU
                                                    $src1_value < $imm;</pre>
SRLI
       $src1_value >> $imm[5:0];
                                             LUI
                                                     {$imm[31:12], 12'b0};
AND
       $src1_value & $src2_value;
                                             AUIPC
                                                    Spc + Simm:
OR
       $src1_value | $src2_value;
                                             JAL
                                                     $pc +
                                                                Need intermediate
XOR
       $src1_value ^ $src2_value;
                                             JALR
                                                     $pc + 4:
                                                                result signals for these.
SRAI
       { {32{$src1_value[31]}}, $src1_value} >> $imm[4:0];
       ($src1_value[31] == $src2_value[31]) ($sltu_rslt): {31'b0,$src1_value[31]};
SLT
SLTI
       ($src1_value[31] == $imm[31]) ? $sltiu_rslt : {31'b0, $src1_value[31]};
SRA
       { {32{$src1_value[31]}}, $src1_value} >> $src2_value[4:0];
```

Loads/Stores



LOAD (LW, LH, LB, LHU, LBU)

LOAD rd, imm(rs1)

rd <= DMem[addr]

STORE (SW, SH, SB)

STORE rs2, imm(rs1)


DMem[addr] <= rs2

where, addr <= rs1 + imm (like addi)

Half

Byte


Loads




Time ->

```
add a4,a3,a4 P
                     Ε
               D
                  R
                        W
                  D
                     R
                        E
                          W
addi a3,a3,1
                          • W
                     D
                        R
load a2,a4,offset
                     Р
                           RE
add a0,a4,zero
                        D
                                W
                             R
                                E
                                   W
                           DX
ret
                           Р
                                   Ε
                                     W
                             D
                                R
add a0,a4,zero
                                      Ε
                                        W
                                D
                                   R
ret
```

Loads




Lab: Redirect Loads




- 1. Clear \$valid in the "shadow" of a load (like branch).
- 2. Select **\$inc_pc** from 3 instructions ago for load redirect.
- 3. Debug. Confirm save.

Lab: Load Data




- 1. For loads/stores (\$is_load/\$is_s_instr), compute same result as for addi.
- 2. Add the RF-wr-data MUX to select >>2\$1d_data and >>2\$rd as RF inputs for ! \$valid instructions.
- 3. Enable write of \$1d_data 2 instructions after valid \$1oad.
- Confirm save.

Lab: Load Data



dmem: mini 1-R/W memory (16-entries, 32-bits wide)



- 1. Uncomment //m4+dmem(@4).
- 2. Connect interface signals above using address bits [5:2] to perform load and store (when valid).

Lab: Load/Store in Program


Modify the test program to store the final result value to byte address 16, then load it into x17.

```
m4_asm(SW, r0, r10, 10000)
m4_asm(LW, r17, r0, 10000)
```

Update passing condition to look in xreg[17].

Debug. Does the loop properly fall-through and execute store/load.


Jumps



JAL: Jump to PC + IMM (aka unconditional branch, so \$br_tgt_pc)

JALR: Jumps to SRC1 + IMM.

Lab: Jumps



- 1. Define \$is_jump (JAL or JALR), and, like \$taken_br, create invalid cycles.
- 2. Compute \$jalr_tgt_pc (SRC1 + IMM).
- 3. Select correct \$pc for JAL (>>3\$br_tgt_pc) and JALR (>>3\$jalr_tgt_pc).
- 4. Save.

53

YOU DID IT!!!!

Skills You Have Acquired

- Knowledge of RISC-V, its ecosystem and tools
- Digital logic design
- CPU microarchitecture
- Fundamental Skills!

Crazy-Hot Topic!

- TL-Verilog
- Makerchip Latest Technology!

You are not just learning the industry... you are leading it!!!

Final Steps

- Submit your work for certification
- Brag about your accomplishments