Building a RISC-V Core

RISC-V Based MYTH Workshop
MYTH - Microprocessor for You in Thirty Hours



Steve Hoover

Founder, Redwood EDA July 31, 2020

Day 3-5 Agenda

Day 3: Digital logic with TL-Verilog in Makerchip IDE

Day 4: Coding a RISC-V CPU subset

Day 5: Pipelining and completing your CPU

Agenda

Day 3: Digital logic with TL-Verilog in Makerchip IDE


- Logic gates
- Makerchip platform
- Combinational logic
- Sequential logic
- Pipelined logic
- State




Live updates, lab help, links, etc.:

https://github.com/stevehoover/RISC-V_MYTH_Workshop


Logic Gates



Combinational Circuit




Combinational Circuit




Adder

$$S = A + B$$



Adder







Boolean Operators

Ор	Bool Arith	Bool Calc	Verilog	Gate
NOT	A	¬A	~A (or !A)	->-
AND	A•B	AΛB	A&B (or &&)	
OR	A+B	AVB	A B (or)	
XOR	A⊕B	A⊕B	A ^ B	→
NAND	•B	¬(A\B)	!(A & B)	
NOR	A+B	¬(AVB)	!(A B)	1
XNOR	—— A⊕B	¬(A⊕B)	!(A ^ B)	

Multiplexer (MUX)







Verilog:

assign f = s ? X1 : X2;

Chaining Ternary Operator






Verilog: assign f =sel[0] ? a : (sel[1] ? b : (sel[2] ? c : d);

Equivalently:

```
assign f =
   sel[0]
          ? a :
   sel[1]
          ? b :
   sel[2]
          ? c :
   //default
          d;
```

(So, highest priority first.)

Makerchip



Lab: Makerchip Platform



- 1. On desktop machine, in modern web browser (not IE), go to: makerchip.com
- 2. Click "IDE".

- 1. Reproduce this screenshot:
- Open "Tutorials" "Validity Tutorial".
- 3. In tutorial, click

Load Pythagorean Example

- 4. Split panes nd move tabs.
- Zoom/pan in Diagram w/ mouse wheel and drag.
- Zoom Waveform w/ "Zoom In" button.
- 7. Click \$bb_sq to highlight.

Lab: Combinational Logic

A) Inverter

- 1. Open "Examples" (under "Tutorials").
- 2. Load "Default Template".
- 3. Make an inverter.On line 16, in place of:

type:

(Preserve 3-space indentation, no tabs)

4. Compile ("E" menu) & Explore

Note:

There was no need to declare \$out and \$in1 (unlike Verilog).

There was no need to assign \$in1. Random stimulus is provided, and a warning is produced.

B) Other logic

Make a 2-input gate.

(Boolean operators: $(\&\&, |\cdot|, ^{\wedge})$)

Lab: Vectors

\$out[4:0] creates a "vector" of 5 bits.

Arithmetic operators operate on vectors as binary numbers.


1. Try:

```
\phi(4:0] = \phi(3:0] + \phi(3:0);
```


2. View Waveform.

Lab: Mux

\$out = \$sel ? \$in1 : \$in2
creates a multiplexer.




Modify this multiplexer to operate on vectors.



Note that bit ranges can generally be assumed on the left-hand side, but with no assignments to these signals, they must be explicit.

Lab: Combinational Calculator

This circuit implements a calculator that can perform +, -, *, / on two input values.



- 1. Implement this.
- 2. Use:

```
$val1[31:0] = $rand1[3:0];
$val2[31:0] = $rand2[3:0];
for inputs to keep values
small.
```

3. We'll return to this, so "Save as new project", bookmark, and open a new Makerchip IDE in a new tab.

Sequential Logic

Sequential logic is sequenced by a clock signal.



A D-flip-flop transitions next state to current state on a rising clock edge.




The circuit is constructed to enter a known state in response to a reset signal.

reset 0


Sequential Logic

The whole circuit can be viewed as a big state machine.



Sequential Logic - Fibonacci Series


Next value is sum of previous two: 1, 1, 2, 3, 5, 8, 13, ...





Fibonacci Series - Reset


Next value is sum of previous two: 1, 1, 2, 3, 5, 8, 13, ... \$reset



```
$num[31:0] = $reset ? 1 : (>>1$num + >>2$num);
```


Lab: Counter

Design a free-running counter:



Include this code in your saved calculator sandbox for later (and confirm that it auto-saves).


Reference Example: Fibonacci Sequence (1, 1, 2, 3, 5, 8, ...)



```
\TLV
     $num[31:0] = $reset ? 1 : (>>1$num + >>2$num);
3-space indentation
```

(no tabs)

Values in Verilog



' 0: All 0s (width based on context).

'X: All DONT-CARE bits.

16' d5: 16-bit decimal 5.

5 ' b00XX1: 5-bit value with DONT-CARE bits.

1: 32-bit (signed) 1.


Our simulator configuration:

- will zero-extend or truncate when widths are mismatched (without warning)
- uses 2-state simulation (no X's)

Lab: Sequential Calculator


A real calculator remembers the last result, and uses it for the next calculation.


- 1. Return to the calculator.
- Update the calculator to perform a new calculation each cycle where \$vall[31:0] = the result of the previous calculation.
- 3. Reset \$out to zero.
- 4. Copy code and save outside of Makerchip (just to be safe).




A Simple Pipeline

Let's compute Pythagoras's Theorem in hardware.






We distribute the calculation over three cycles.




A Simple Pipeline - Timing-Abstract

RTL:




Timing-abstract:



→ Flip-flops and staged signals are implied from context.

A Simple Pipeline - TL-Verilog




TL-Verilog

```
|calc
    @1
        $aa_sq[31:0] = $aa * $aa;
        $bb_sq[31:0] = $bb * $bb;
    @2
        $cc_sq[31:0] = $aa_sq + $bb_sq;
    @3
        $cc[31:0] = sqrt($cc_sq);
```

SystemVerilog vs. TL-Verilog

~3.5x



TL-Verilog


```
|calc
    @1
        $aa_sq[31:0] = $aa * $aa;
        $bb_sq[31:0] = $bb * $bb;
        @2
        $cc_sq[31:0] = $aa_sq + $bb_sq;
        @3
        $cc[31:0] = sqrt($cc_sq);
```

```
// Calc Pipeline
logic [31:0] a C1;
logic [31:0] b C1;
logic [31:0] a sq C1,
             a sq C2;
logic [31:0] b sq C1,
             b sq C2;
logic [31:0] c sq C2,
             c sq C3;
logic [31:0] c C3;
always ff @(posedge clk) a sq C2 <= a sq C1;
always ff @(posedge clk) b sq C2 <= b sq C1;
always ff @(posedge clk) c sq C3 <= c sq C2;
// Stage 1
assign a sq C1 = a C1 * a C1;
assign b sq C1 = b C1 * b C1;
// Stage 2
assign c sq C2 = a sq C2 + b sq C2;
// Stage 3
assign c C3 = sqrt(c sq C3);
```

Retiming -- Easy and Safe

```
|calc
    @1
        $aa_sq[31:0] = $aa * $aa;
        $bb_sq[31:0] = $bb * $bb;

@2
        $cc_sq[31:0] = $aa_sq + $bb_sq;
@3
        $cc[31:0] = sqrt($cc_sq);
```




Staging is a <u>physical</u> attribute. No impact to behavior.

Retiming in SystemVerilog

```
// Calc Pipeline
logic [31:0] a C1;
logic [31:0] b C1;
logic [31:0] a sq CO,
             a sq C1,
             a sq C2;
logic [31:0] b sq C1,
             b sq C2;
logic [31:0] c sq C2,
             c sq C3,
             c sq C4;
logic [31:0] c C3;
always ff @(posedge clk) a sq C2 <= a sq C1;
always ff @(posedge clk) b sq C2 <= b sq C1;
always ff @(posedge clk) c sq C3 <= c sq C2;
always ff @(posedge clk) c sq C4 <= c sq C3;
// Stage 1
assign a sq C1 = a C1 * a C1;
assign b sq C1 = b C1 * b C1;
// Stage 2
assign c sq C2 = a sq C2 + b sq C2;
// Stage 3
assign c C3 = sqrt(c sq C3);
```

VERY BUG-PRONE!

High Frequency




Makerchip - a level deeper

(Exploration of pipelined logic within Makerchip.)

Identifiers and Types

Type of an identifier determined by symbol prefix and case/delimitation style. E.g.:



First token must start with two alpha chars. These determine delimitation style

- \$lower_case: pipe signal
- \$Came1Case: state signal (technically, this is "Pascal case")
- **\$UPPER_CASE**: keyword signal

Numbers end tokens (after alphas)


- \$base64_value: good
- \$bad_name_5: bad

Numeric identifiers

• >>1: ahead by 1

Fibonacci Series in a Pipeline


Next value is sum of previous two: 1, 1, 2, 3, 5, 8, 13, ...



```
|fib
| @1
| $num[31:0] = *reset ? 1 : (>>1$num + >>2$num);
```

Lab: Pipeline

See if you can produce this:




which ORs together (| | |) various error conditions that can occur within a computation pipeline.

Open in Makerchip

(makerchip.com/sandbox/0/0xGhJP)

Lab: Counter and Calculator in Pipeline


- 1. Put calculator and counter in stage @1 of a |calc pipeline.
- Check log, diagram, and waveform.
- 3. Confirm save.



Lab: 2-Cycle Calculator

At high frequency, we might need to calculate every other cycle.


- Change alignment of sout (to calculate every other cycle).
- Change counter to single-bit (to indicate every other cycle).
- 3. Connect \$valid (to clear alternate outputs).
- Retime mux to @2 (to ease timing; no functional change).
- Verify behavior in waveform.
- Save.




Validity

Validity provides:

- Easier debug
- Cleaner design
- Better error checking
- Automated clock gating





Clock Gating



- Motivation:
 - Clock signals are distributed to EVERY flip-flop.
 - Clocks toggle twice per cycle.
 - This consumes power.
- Clock gating avoids toggling clock signals.
- TL-Verilog can produce fine-grained gating (or enables).

Total Distance (Makerchip walkthrough)






Lab: 2-Cycle Calculator with Validity

1. Use:

\$valid_or_reset = \$valid || \$reset;
as a when condition for calculation
instead of zeroing \$out.

For reference:


2. Verify behavior in waveform.



Lab: Calculator with Single-Value Memory

Calculators support "mem" and "recall", to remember and recall a value.

- 1. Extend **\$op** to 3 bits.
- 2. Add memory MUX.
- 3. Select recall value in output MUX.
- 4. Verify behavior in waveform.



Bonus Content



Hierarchy


```
|default
  /yy[Y SIZE-1:0]
     /xx[X SIZE-1:0]
        @1
           // Sum left + me + right.
           $row cnt[1:0] = ...;
           // Sum three $row cnt's: above + mine + below.
           scnt[3:0] = ...;
           // Init state.
           \sin t = 0:0 = ...;
           $alive = $reset ? $init alive :
                    >>1$alive ? ($cnt >= 3 && $cnt <= 4) :
                                 (\$cnt == 3);
```

Hierarchy

```
|default
  /yy[Y SIZE-1:0]
      /xx[X SIZE-1:0]
         01
            $alive = ...;
|somewhere else
  // ...
// "Lexical re-entrance"
|default
  @1
      /yy[*] // == [Y SIZE-1:0]
        // Row vector.
         row[X SIZE-1:0] = /xx[*]$alive;
         /xx[*]
            \alpha = \frac{1}{2} (\#xx + 1) \% X SIZE \
            $reset = /top|reset>>1$reset;
// http://makerchip.com/sandbox/0/0y8h1B
```

Lab: Hierarchy

Do the "Hierarchy" tutorial in a new Makerchip window.



Arrays

A low-level implementation of a 1-read, 1-write, array:

```
$reset
$wr_en
$wr_index[5:0]
$wr_data[31:0]
$rd_en
$rd_index[5:0]
```

```
|pipe
  @1
      // Write
      /entry[63:0]
         $wr = |pipe$wr en && (#entry == |pipe$wr index);
         $value[31:0] =
                                                                       $reset-
               |pipe$reset ? 32'b0 :
                                                                       $wr en-
                                                               $wr index[5:0] -
                            ? |pipe$wr data :
               $wr
                                                                                         $rd data
                                                               $wr data[31:0] -
                              $RETAIN; // AKA: >>1$value
                                                                       $rd en_
  @2
                                                               $rd index[5:0] -
      // Read
      ?$rd en
         $rd data[31:0] = /entry[$rd index]$value;
```

Lab: Calculator with Memory

- Replace single-entry memory
 (\$mem[31:0]) with an 8-entry
 memory.
- 2. mem and recall are wr_en/rd_en.
- 3. Let **\$vall[2:0]** provide the rd/wr index.
- 4. Reference the previous slide to create and connect the memory.
- 5. Verify in simulation.

