CprE 381: Computer Organization and Assembly-Level Programming

Project Part 2 Report

Team Members: Kareem Eljaam

Nihaal Zaheer

Derek Lengemann


Project Teams Group #: 4-5

Refer to the highlighted language in the project 1 instruction for the context of the following questions.

[1.a] Come up with a global list of the datapath values and control signals that are required during each pipeline stage.

Refer signals.odf file.

[1.b.ii] high-level schematic drawing of the interconnection between components.



[1.c.i] include an annotated waveform in your writeup and provide a short discussion of result correctness.

Waveform for addiseq.s. This file does not contain any data hazards and has no data dependency, so this is a good resource to test the correctness of the pipeline.

```
# First part of the Lab 3 test program
# data section
.data
# code/instruction section
                               # Place "10? in $1
addi $1, $0, 1
                               # Place "20? in $2
addi $2, $0, 2
addi $3, $0, 3
                               # Place "30? in $3
addi $4, $0, 4
                               # Place "40? in $4
                               # Place "50? in $5
addi $5, $0, 5
addi $6, $0, 6
                               # Place "60? in $6
                               # Place "70? in $7
# Place "80? in $8
addi $7, $0, 7
addi $8, $0, 8
                               # Place "90? in $9
     $9, $0, 9
addi
addi $10, $0, 10
                               # Place "100? in $10
halt
```

wave - Default ====							277777
<u> </u>	Msgs						
	32'h00000002	00000000	00000001	000000	02	00000003	00000004
 ♣ D_IN	5'h01	00		01		02	03
 ∳ i_D	32'h00000001	00000000		000000	01	00000002	00000003
	4'h0	0					
 ♦ A	32'h00000000	00000000					
 ◆ B	32'h00000003	00000001	00000002	000000	03	00000004	00000005
V							

00000005	00000006	00000007	00000008	00000009	0000000A	00000000
04	05	06	07	08	09	0A
00000004	00000005	00000006	00000007	\$00000008	00000009	000000A
00000006	00000007	80000000	00000009	A000000A	00000000	

This code adds data and stores it to registers. This can be confirmed from the waveform.


[1.c.ii] Include an annotated waveform in your writeup of two iterations or recursions of these programs executing correctly and provide a short discussion of result correctness. In your waveform and annotation, provide 3 different examples (at least one data-flow and one control-flow) of where you did not have to use the maximum number of NOPs.

```
addiseq.s
                             Proj1_bubblesort.s
                                                          andi_0.s
                                                                               and_0.s
.data
.text
.globl main
main:
    # Start Test
    addi $1, $1, 0xFFFFFFFF
    addi $2, $2, 0xFFFFFFFF
    nop
   nop
    and $3, $1, $2
                        # verify that anding 1 and 1 results in a 1
    and $4, $1, $2
                        # verify that anding 1 and 1 results in a 1
    and $5, $1, $2
                        # verify that anding 1 and 1 results in a 1
    and $6, $1, $2
                        # verify that anding 1 and 1 results in a 1
    and $7, $1, $2
                        # verify that anding 1 and 1 results in a 1
    and $8, $1, $2
                        # verify that anding 1 and 1 results in a 1
    and $9, $1, $2
                        # verify that anding 1 and 1 results in a 1
    and $10, $1, $2
                         # verify that anding 1 and 1 results in a 1
                         # verify that anding 1 and 1 results in a 1
    and $11, $1, $2
    and $12, $1, $2
                         # verify that anding 1 and 1 results in a 1
                         # verify that anding 1 and 1 results in a 1
    and $13, $1, $2
    and $14, $1, $2
                         # verify that anding 1 and 1 results in a 1
    and $15, $1, $2
                         # verify that anding 1 and 1 results in a 1
                         # verify that anding 1 and 1 results in a 1
    and $16, $1, $2
    and $17, $1, $2
                         # verify that anding 1 and 1 results in a 1
                         # verify that anding 1 and 1 results in a 1
    and $18, $1, $2
    and $19, $1, $2
                         # verify that anding 1 and 1 results in a 1
    and $20, $1, $2
                         # verify that anding 1 and 1 results in a 1
    and $21, $1, $2
                         # verify that anding 1 and 1 results in a 1
    and $22, $1, $2
                         # verify that anding 1 and 1 results in a 1
    and $23, $1, $2
                         # verify that anding 1 and 1 results in a 1
    and $24, $1, $2
                         # verify that anding 1 and 1 results in a 1
    and $25, $1, $2
                         # verify that anding 1 and 1 results in a 1
    and $26, $1, $2
                         # verify that anding 1 and 1 results in a 1
                         # verify that anding 1 and 1 results in a 1
    and $27, $1, $2
    and $28, $1, $2
                         # verify that anding 1 and 1 results in a 1
                         # verify that anding 1 and 1 results in a 1
    and $29, $1, $2
    and $30, $1, $2
                         # verify that anding 1 and 1 results in a 1
    # End Test
    # Exit program
    halt
```

This is the test for and _0.s, we don't use nops here. The waveforrm is as shown:

wave - Default ====									333)))												
€ 1.	Msgs																					
 ♦ A	32'hFFFFFFF	FFFFFFF																				
 ◆ B	32'hFFFFFFF	FFFFFFF																				
. → alu_out	32'h00000000	FFFFFFF																				
⊕ ♦ S_Q3	32'h00000000	00000000 F	FFFFF	FF																		
± ♦ S_Q4	32'h00000000	00000000		FFFFF	FFF																	
⊕ ♦ S_Q5	32'h00000000	00000000			FFFFF	FFF																
	32'h00000000	00000000				FFFFF	FFF															
	32'h00000000	00000000					FFFFF	FFF														
 ♦ S_Q8	32'h00000000	00000000						FFFFF	FFF													
 ♦ S_Q9	32'h00000000	00000000							FFFFF	FFF												
⊕ ◆ S_Q10	32'h00000000	00000000								FFFFF	FFF											
⊕ ♦ S_Q11	32'h00000000	00000000									FFFFF											
⊕ ♦ S_Q12	32'h00000000	00000000										FFFFF	FFF									
⊕ ♦ S_Q13	32'h00000000	00000000											FFFFF	FFF								
	32'h00000000	00000000												FFFFF	FFF							
	32'h00000000	00000000													FFFFF	FFF						
	32'h00000000	00000000														FFFFF	FFF					
⊕ ♦ S_Q17	32'h00000000	00000000															FFFFF	FFF				
⊕ ♦ S_Q18	32'h00000000	00000000																FFFFF	FFF			
⊕ ♦ S_Q19	32'h00000000	00000000																	FFFFF	FFF		
	32'h00000000	00000000																		FFFFF		
<u>+</u> ♦ S_Q21	32'h00000000	00000000																			FFFFF	FFF
± ♦ S_Q22	32'h00000000	00000000																				FFF
⊕ ♦ S_Q23	32'h00000000	00000000																				
⊕ ♦ S_Q24	32'h00000000	00000000																				
⊕ ♦ S_Q25	32'h00000000	00000000																				
⊕ ♦ S_Q26	32'h00000000	00000000																				
⊕ ♦ S_Q27	32'h00000000	00000000																				
⊕ ♦ S_Q28	32'h00000000	00000000																				
⊕ → S_Q29	32'h00000000	00000000																				
	32'h00000000	00000000																				

```
.data
.text
.globl main
main:
    # Start Test
    sub $1, $0, $0
                       # verify that one can clear registers and 0-0 works in the ALU
    sub $2, $0, $0
                       # verify that one can clear registers and 0-0 works in the ALU
    sub $3, $0, $0
                       # verify that one can clear registers and 0-0 works in the ALU
    sub $4, $0, $0
                       # verify that one can clear registers and 0-0 works in the ALU
    sub $5, $0, $0
                       # verify that one can clear registers and 0-0 works in the ALU
    sub $6, $0, $0
                       # verify that one can clear registers and 0-0 works in the ALU
   sub $7, $0, $0
sub $8, $0, $0
                       # verify that one can clear registers and 0-0 works in the ALU
                       # verify that one can clear registers and 0-0 works in the ALU
    sub $9, $0, $0
                       # verify that one can clear registers and 0-0 works in the ALU
    sub $10, $0, $0
                       # verify that one can clear registers and 0-0 works in the ALU
    sub $11, $0, $0
                       # verify that one can clear registers and 0-0 works in the ALU
    sub $12, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $13, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $14, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $15, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $16, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $17, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $18, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $19, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $20, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $21, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $22, $0, $0
                       # verify that one can clear registers and 0-0 works in the ALU
    sub $23, $0, $0
                       # verify that one can clear registers and 0-0 works in the ALU
    sub $24, $0, $0
                       # verify that one can clear registers and 0-0 works in the ALU
    sub $25, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $26, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $27, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $28, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $29, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $30, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    sub $31, $0, $0
                        # verify that one can clear registers and 0-0 works in the ALU
    # Exit program
   halt
```




This waveform is as expected.Sub_0.sWaveform is as expected, gives all 0s since we sub 0 with 0 produces 0, and that is stored in all registers.

Simplebranch.s

```
simplebranch.s
     addi_01.s ×
main:
        ori $s0, $zero 0x1234
        j skip
        Nop
        Nop
        #li $s0 0xffffffff
        lui $s0, 0xffff
        Nop
        Nop
        Nop
        ori $s0, $s0, 0xffff
        Nop
        Nop
skip:
        ori $s1 $zero 0x1234
        Nop
        Nop
        Nop
        beq $s0 $s1 skip2
        Nop
        #li $s0 0xffffffff
        lui $s0, 0xffff
        Nop
        Nop
        Nop
        ori $s0, $s0, 0xffff
skip2:
        jal fun
        Nop
        ori $s3 $zero 0x1234
        beq $s0, $zero exit
        Nop
        ori $s4 $zero 0x1234
        j exit
        Nop
        Nop
fun:
        Nop
        Nop
        ori $s2 $zero 0x1234
        jr $ra
        Nop
exit:
        halt
```

Here we use 1 or 2 Nops in places instead of 3 and the test still passes this shows we did not have to use maximum number of NOPS.

proj/mips/simplebranch.s | pass | pass | pass | 1.47 | output/simplebranch.s



Here i_D is the input of the program counter, MX_out is the output of the branch MUX, and o_Q is the output of the PC, we see that the o_Q is shifted by one cycle, but is the same as the output of the branch MUX, thereby verifying the test.

[1.d] report the maximum frequency your software-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

Max frequency: 42.46MHz.

The critical path should be branch, since it goes through Imem, then register, then ALU_zero which checks if difference between RS and RT are 0, it then goes through the branch and finally to the PC and then to the jump register, so the critical path also could be jump register

[2.a.ii] Draw a simple schematic showing how you could implement stalling and flushing operations given an ideal N-bit register.

	Flushing	
Ox FFFF	i-D oc	0x 0000
all from	N-bit Register	1
· · · · · · · · · · · · · · · · · · ·	Register	-
1	† WE	
1	RST	I I I I I I I I I I I I I I I I I I I
	- (in -	1
	Stalling	
Suoiv 770	3 001111	_
value: OXFFFF	1:-D 0-6	1 0x 1234
Ox 1234	N-bit	-
	register.	
0	-WE	
0	- RST	

[2.a.iii] Create a testbench that instantiates all four of the registers in a single design. Show that values that are stored in the initial IF/ID register are available as expected four cycles later, and that new values can be inserted into the pipeline every single cycle. Most importantly, this testbench should also test that each pipeline register can be individually stalled or flushed.

Testbench File: tb_pipelineReg.vhd

pipeline1								
↓ i CLK	1							
	0							
	1							
	32'h0714FFFF	(0714FFFF						
	32'h58578099	58578099						
	32'h58578099	XXXXXXXX	58578099					
	32'h0714FFFF	XXXXXXXX	0714FFFF					
— pipeline2 —	021101211111	70000000	01211111			i		
∳ i CLK	1						_	
∳ i RST	10							
→ i WE	l ₁							
i_MemtoReg	1							
	0							
i ALUOp	4'h2	(2						
→ i ALUSrc	0	2						
i_regWrite	1							
→ i_regwrite → i JumpLink	0							
	6							
	10							
i_regDst	1	XXXXXXXX	58578099					
i_PCplus4	32'h58578099	(00FF00FF	58578099					
. ♣ i_RS	32'h00FF00FF							
. ♣ ∳ i_RT	32'h0000FE65	0000FE65						
i_reg_addr	5'h06	06						
i_SignExtended	32'h00005164	00005164						
I	32'h0714FFFF	XXXXXXXX	0714FFFF					
o_MemtoReg	1							
o_MemWrite	0							
■ o_ALUOp	4'h2	Х	2					
o_ALUSrc	0							
o_regWrite	1							
o_JumpLink	0							
💠 o_halt	0							
💠 o_regDst	1							
■ ◆ o_PCplus4	32'h58578099	XXXXXXXX		5857809	99			
 ♦ o_RS	32'h00FF00FF	XXXXXXXX	00FF00FF					
■ ◆ o_RT	32'h0000FE65	XXXXXXXX	0000FE65					
 o_reg_addr	5'h06	XX	06					
■ ◆ o_SignExtended	32'h00005164	XXXXXXXX	00005164					
o_lmem	32'h0714FFFF	XXXXXXXX		0714FF	F			
— pipeline3 ———								

pipeline3											
i_CLK	1					i I			1		
<pre> i_RST </pre>	0				1					1	
→ i_NS1 → i WE	ő										
	32'h01234567	012345	67								
							505700				
	32'h58578099	XXXXX					585780	199			
 ♦ i_RT	32'h0000FE65		XXX		65						
🕳 🥠 i_reg_addr	5'h06	XX		06							
i_MemReg	1										
i_MemWrite	0										
i regWrite	1			_							
↓ i_JumpLink	0										
i_regDst	1										
	0										
• o_PCplus4	32'h00000000	(000000	100								
	32'h00000000	(000000									
■ ♦ o_RT	32'h00000000	(000000									
• • • o_ALU			100								
- o_reg_addr	5'h00	(00									
o_MemReg	0										
o_MemWrite	0										
💠 o_regWrite	0									 	
o_JumpLink	0										
o_regDst	0										
🔷 o halt	0										
— pipeline4											
↓ i_CLK	1										
↓ i_RST	0										
🥠 i_WE	0										
i_MemtoReg	0										
i_regWrite	0										
i_JumpLink	0										
🥠 i halt	0										
	0										
	32'h00000000	000000	000								
	32'h0DDDDDDD	002468			ODDDD	DDD					
	32'h00000000	000000			00000	000					
I → i_reg_addr	5'h00	(00	,00								
	0	100									
o_MemtoReg											
o_regWrite	0										
o_JumpLink	0										
💠 o_halt	0										
💠 o_regDst	0										
■ o_PCplus4 ■ o_PCplus4	32'h00000000	(000000									
■ ◆ o_DMEM	32'h00000000	000000									
■ o_ALU	32'h00000000	000000	000								
o_reg_addr	5'h00	(00)									

As we can see in the waveforms, the values of the signals get passed through to the next register. If the RST bit is set to '1' in the register, then the values of the signals would become 0 (flushing). If both the RST and WE bits are set to '0', then the signal values would not update (stalling).

[2.b.i] list which instructions produce values, and what signals (i.e., bus names) in the pipeline these correspond to.

Instructions that produce values:

Load instructions: lw, l, lui, etc.

Arithmetic instructions: add, sub, xor, and, or, etc.

Set Instructions: slt, etc.

Bus names that produce signals:

Instruction: carries data from 32 bit instructions Data bus: carries data signals between components

Address bus: carries address to memory location like Imem and Dmem.

Control Bus: carries control signals to all the components.

[2.b.ii] List which of these same instructions consume values, and what signals in the pipeline these correspond to.

Consume Values:

Memory Access: These instructions reads or writes data to pr from the data memory, that is the Dmem signal.

RegWrite: Writes the result of the ALU to the reg file.

Arithmetic operations like add, sub, and etc also consume values and is written to the execution stage.

Load instruction: LW,LUI,L, these consume values from the Dmem and is written in the execute stage.

Store instructions: Sw, Consumes values from Dmem and can be written to in the Write back stage.

[2.b.iii] generalized list of potential data dependencies. From this generalized list, select those dependencies that can be forwarded (write down the corresponding pipeline stages that will be forwarding and receiving the data), and those dependencies that will require hazard stalls.

generalized list of potential data dependencies in a hardware scheduled pipline.

From this generalized list, select those dependencies that can be forwarded (write down the corresponding pipeline stages that will be forwarding and receiving the data), and those dependencies that will require hazard stalls.

Generalized list of potential data dependencies:

- 1. Instruction register to decode register
- 2. Decode register to arithmetic and logic unit (ALU)
- 3. Arithmetic and logic unit (ALU) to memory address
- 4. Memory address register to memory data register

Dependencies that can be forwarded:

- 1. Instruction register to decode: Forwarding from instruction to decode in the Fetch stage.
- 2. Decode to arithmetic and logic unit (ALU): Forwarding from decode to ALU in the Decode stage.

3. Arithmetic and logic unit (ALU) to memory address register (MAR): Forwarding from ALU to MAR in the Execute stage.

Dependencies that will require hazard stalls:

- 1. Memory address to memory data: Stalling in the Memory stage.
- 2. Dmem to regfile: Stalling in the Writeback stage.

[2.b.iv] global list of the datapath values and control signals that are required during each pipeline stage

	IF/I	D	ID/EX							
Datapath Va	alues	Control Signals	Datapath Values	Control Signals						
Instruction	32		RS	32	MemToReg	1				
PC+4	32		RT	32	ALUOp	4				
			Extended Immediate	32	ALUSrc	1				
			PC + 4	32	MemWrite	1				
			Instruction	32	regWrite	1				
			reg file address	5	JumpLink	1				
					regDst	1				
					halt	1				

	EX/M	EM		MEM/WB							
Datapath Values		Control Sign	nals	Datapath Value	Control Signals						
ALU	32	MemToReg	1	Data Memory	32	MemToReg	1				
RT	32	MemWrite	1	ALU	32	regWrite	1				
PC+4	32	regWrite	1	PC + 4	32	JumpLink	1				
reg file address	5	JumpLink	1	reg file address	5	regDst	1				
		regDst	1			halt	1				
		halt	1								

[2.c.i] list all instructions that may result in a non-sequential PC update and in which pipeline stage that update occurs.

J EX

ial EX

ir EX


bne MEM

beg MEM

[2.c.ii] For these instructions, list which stages need to be stalled and which stages need to be squashed/flushed relative to the stage each of these instructions is in.

For the three j instructions when the instruction enters the Decoding stage the IF/ID register needs to be flushed. No other register needs to be flushed. For beq and bne if a previous instruction needs something that it uses it IF/ID may need to be stalled. When the branch is in Instruction Decode step, IF/ID will need to be flushed for two clock cyles in order for the possible branch to go through the ALU and compute whether there is a branch or not.

[2.d] implement the hardware-scheduled pipeline using only structural VHDL. As with the previous processors that you have implemented, start with a high-level schematic drawing of the interconnection between components.



- [2.e -i, ii, and iii] In your writeup, show the Modelsim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.
- [2.e.i] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.
- [2.e.ii] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.
- [2.f] report the maximum frequency your hardware-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).