{"payload":{"header_redesign_enabled":false,"results":[{"id":"310859682","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"nihal-ramaswamy/DDCO-project","hl_trunc_description":"A simple up-down counter project made using icarus verilog as a part of the Digital Design and Computer Organization course (UE19CS207) a…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":310859682,"name":"DDCO-project","owner_id":41371273,"owner_login":"nihal-ramaswamy","updated_at":"2020-12-06T19:01:20.335Z","has_issues":true}},"sponsorable":false,"topics":["counter","circuits","sequential","pes","icarus-verilog","gtkwave","digital-design","flip-flop"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":74,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Anihal-ramaswamy%252FDDCO-project%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/nihal-ramaswamy/DDCO-project/star":{"post":"nz77_jI_psZxwmm3HoUeX8Cw0xuGBIZGNfToNx2qV59GI_GoU31uj61sgFXOIPF-yJ3T1P75D8hp9mFOeA7TVA"},"/nihal-ramaswamy/DDCO-project/unstar":{"post":"L2QjdZMUzbV-EPxN3EoALzfY78ALqfom7OeF311bs5TSTNnoan1KSnnkcTwdF4c4fTaclOfdcPJvQmbeX9pM2Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"3CrQdIemVyiWLDWE2rM5JgcgKzFvydLDRuXYMrC3shW8HEsJAk5UWiVJdLUw1eAnMfBiJz_LdKGXH9O_cbXsXg"}}},"title":"Repository search results"}