

## 6. Sequential Circuit


Page No. \_\_\_\_\_

Date: \_\_\_\_/\_\_\_\_/\_\_\_\_

- Flip flop (1 bit) Storage device. 1-Sol.

No. of flip flop connected called Register

### 1. S-R Flip flop



#### • Truth Table

S	R	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	? (undefined)

#### • Excitation Table

S	R	$Q_n$	$Q_{n+1}$	
0	0	0	0	Hold State
0	0	1	1	
0	1	0	0	Reset State
0	1	1	0	
1	0	0	1	Set State
1	0	1	1	
1	1	0	?	not define
1	1	1	?	

# Application Table. it is use for conversion

$Q_n$	$Q_{n+1}$	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	1	0


## Equation form :-

from excitation table

SR	00	01	11	10
$Q_n$				
0	0	1	x	1
1	1	x	x	1

$\downarrow$   
 $Q_n \bar{R}$

$$Q_{n+1} = S + Q_n \bar{R}$$

2. J-K Flip flopTruth table

J	K	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\overline{Q_n}$

• Excitation Table

J	K	$Q_n$	$Q_{n+1}$	
0	0	0	0	Hold state
0	0	1	1	
0	1	0	0	Reset state
0	1	1	0	
1	0	0	1	Set state
1	0	1	1	
1	1	0	1	Toggling state
1	1	1	0	

# Application Table

$Q_n$	$Q_{n+1}$	$SJ$	$RK$
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0


## Equation form

$Q_n$	JK 00	01	11	10	
0	0	2	6	4	$\rightarrow \overline{Q_n} J$
1	1	3	7	5	$\downarrow \overline{Q_n} \overline{K}$

$$Q_{n+1} = J \overline{Q_n} + \overline{K} Q_n$$



### 3. D Flip flop



#### • Truth table

D	$Q_{n+1}$
0	0
1	1

#### • Excitation Table

D	$Q_n$	$Q_{n+1}$
0	0	0
0	1	0
1	0	1
1	1	1

#### • Application Table

$Q_n$	$Q_{n+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1

## Equation form

$Q_n \backslash P$	0	1
0	0	1
1	1	1

D

$$Q_{n+1} = D$$

## 4. T Flip Flop

T		$Q_n$
clk	T F.F	$\overline{Q_n}$

## Truth table

T	$Q_{n+1}$
0	$Q_n$
1	$\overline{Q_n}$

## Excitation Table

T	$Q_n$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

## Application Table

$Q_n$	$Q_{n+1}$	$T$
0	0	0
0	1	1
1	0	1
1	1	0

• Equation form

$Q_n \backslash T$	0	1
0	0	$\boxed{1}_2$
1	$\boxed{1}_1$	3

$\downarrow$   
 $Q_n \bar{T}$

$\nabla \bar{Q}_n T$

$$Q_{n+1} = Q_n \bar{T} + \bar{Q}_n T$$

$Q_n$	$Q_{n+1}$	S	R	J	K	D	$\bar{S}$
0	0	0	x	0	x	0	0
0	1	1	0	1	x	1	1
1	0	0	1	x	1	0	1
1	1	x	0	x	0	1	0

## Flip Flop Conversion

Q. Convert SR Flip flop into D Flip flop

⇒

$Q_n$	$Q_{n+1}$	D	S	R
0	0	0	0	X
0	1	1	1	0
1	0	0	0	1
1	1	1	X	0

for S

$Q_n \backslash D$	0	1
0	0	1
1	0	X

→ D


S = D

for R

$Q_n \backslash D$	0	1
0	X	0
1	1	0

→  $\bar{D}$

R =  $\bar{D}$





Q.2 Convert SR Flip flop into JK flip flop

$\Rightarrow$	$Q_n$	$Q_{n+1}$	J	K	S	R	
	0	0	0	0	0	0	
	0	1	0	1	1	0	
	1	0	1	0	0	1	
	1	1	1	1	0	0	

$X = 0001$

for S

$Q_n \backslash JK$	00	01	11	10
0			1	1
1	X			X

$\downarrow$   
 $\overline{Q_n} J$


$$S = \overline{Q_n} J$$

for R

$Q_n \backslash JK$	00	01	11	10
0	X	X		
1			1	1

$\downarrow$   
 $Q_n K$

$$R = Q_n K$$



JK flip flop

Q.3 Convert SR Flip flop into T Flip flop

⇒

$Q_n$	$Q_{n+1}$	T	S	R
0	0	0	0	X
0	1	1	1	0
1	0	1	0	1
1	1	0	X	0

For S

For R

$Q_n$	T	0	1
0			1
1	X		


↓  
 $\overline{Q_n T}$

$$S = \overline{Q_n T}$$

$Q_n$	T	0	1
0	X		
1			1

↓  
 $Q_n T$

$$R = Q_n T$$



T Flip flop

Q.4) Convert JK flip flop into SR Flip Flop

$Q_n$	$Q_{n+1}$	S	R	J	K
0	0	0	X	0	X
0	1	1	0	1	X
1	0	0	1	X	1
1	1	X	0	X	0

FOE J

FOE K

$Q_n \backslash SR$	00	01	11	10
0				1
1	X	X		X


↓  
 $\bar{S}\bar{R}$

$$J = \bar{S}\bar{R}$$

$Q_n \backslash SR$	00	01	11	10
0	X	X		X
1		1		

↓  
 $\bar{S}R$

$$K = \bar{S}R$$



[SR Flip Flop]


Q.5] Convert T Flip Flop into SR Flip Flop

$Q_n$	$Q_{n+1}$	S	R	T
0	0	0	X	0
0	1	1	0	1
1	0	0	1	1
1	1	X	0	0

FOET


$Q_n \backslash SR$	00	01	11	10
0				1 $\rightarrow \overline{Q_n} \overline{S} \overline{R}$
1		1 $\downarrow \overline{Q_n} \overline{S} R$		

$$\therefore T = Q_n \overline{S} R + \overline{Q_n} \overline{S} \overline{R}$$






# Ripple Counter (Asynchronous Counter) (for negative trigger)



+ve	-ve
$Q$	$Q$
→ down	up
→ up	down
(diff polarity)	(same polarity)



# (2-bit) up / Down Synchronous Counter

00 ↓ up  
 01 ↓  
 10 ↓ down  
 11 ↑

Input up/down (UB)	Present State		Next State		F.F	
	Q <sub>B</sub>	Q <sub>A</sub>	Q <sub>B</sub> <sup>+</sup>	Q <sub>A</sub> <sup>+</sup>	T <sub>B</sub>	T <sub>A</sub>
0	0	0	1	1	1	1
0	0	1	0	0	0	1
0	1	0	0	1	1	1
0	1	1	1	0	0	1
1	0	0	0	1	0	1
1	0	1	1	0	1	1
1	1	0	1	1	0	1
1	1	1	0	0	1	1

~

FOE TB

UD / $Q_B Q_A$	00	01	11	10
0	1			1
1		1	1	

$UD Q_A$

$\overline{UD} \overline{Q_A}$

$$TB = UD Q_A + \overline{UD} \overline{Q_A}$$

FOE TA

UD / $Q_B Q_A$	00	01	11	10
0	1	1	1	1
1	1	1	1	1

↓

$$T_A = 1$$

High	$T_A$	$Q_A$	
		$\overline{Q_A}$	


for Input bit shift  
for output n-1 clock plus

D-Flipflop is used design

It use for


• Shift Registers :- To perform shift operation.

1) SISO [Serial Input Serial output]



CLK	Q0	Q1	Q2	Q3
Input	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1


(negative edge trigger) CLK






Input :=  
for n bit n clock plus required  
output 7 0 clock plus

## 2) SIPO : (Serial Input Parallel output)




## 3) PISO (Parallel Input parallel output) (Fastest Shift Register)

for Input 4 clock plus required  
for output 0 clock plus required



4) PISO (Parallel Input Serial output)



Input clock plus 1 to use (4)

Out clock plus 1 to use (n-1)

total = 4 (n)

Imp. If no flip flop is not given (JK or T) is used  
 Q. Design 3-bit up-down Synchronous counter.

Input	Present State	Next State	F.F
up/down (0/1)			
	$Q_C$ $Q_B$ $Q_A$	$Q_C^+$ $Q_B^+$ $Q_A^+$	$T_C$ $T_B$ $T_A$
0 means Down Counting	0 0 0	1 1 1	1 1 1
0	0 0 1	0 0 0	0 0 1
0	0 1 0	0 0 1	0 1 1
0	0 1 1	0 1 0	0 0 1
0	1 0 0	0 1 1	1 1 1
0	1 0 1	1 0 0	0 0 1
0	1 1 0	1 0 1	0 1 1
0	1 1 1	1 1 0	0 0 1
1 means Up Counting	0 0 0	0 0 1	0 0 1
1	0 0 1	0 1 0	0 1 1
1	0 1 0	0 1 1	0 0 1
1	0 1 1	1 0 0	1 1 1
1	1 0 0	1 0 1	0 0 1
1	1 0 1	1 1 0	0 1 1
1	1 1 0	1 1 1	0 0 1
1	1 1 1	0 0 0	1 1 1

4 variable K-map

3 4 1 2

foE Tc

UP \ DC	00	01	11	10
00	1	0	1	0
01	1	0	1	0
11	0	0	1	0
10	0	0	1	0

UD \ AB

$$T_c = \overline{UD} \overline{AB} + UD \overline{AB}$$

foE Tb

UP \ DC	00	01	11	10
00	1	1	1	1
01	1	0	1	1
11	0	1	1	0
10	0	1	1	0

UD \ AB

$$T_b = UD \overline{AB} + \overline{UD} \overline{AB}$$



foe  $T_A$ 

$Q_B Q_A$	00	01	11	10
00	1	1	1	1
01	0	1	3	2
11	1	1	1	1
10	1	1	1	1
	12	13	15	14

$$\therefore T_A = 1$$

