5. Combinational Circuits.

A Digital System consist of two types of circuits namely i) combinational logic circuit ii) sequential logic circuit.

In Any logic circuit if output depends only on present input such type of logic circuit is called as combinational logic circuit.


e.g code Converter Mux (Multipleser) | DeMux Encoder, Decoder etc.

On the other hand if output of byic circuit depend not only on the present input but also on the past outputs. Such type of logic circuit is called sequential logic circuit.

A combinational logic circuit consist of input variable, logic gates and output variable. The logic gates accepts input from

signals. and produces output

ADB - ABHAB





Half AddeE

A logic circuit that performs the Arithmatic addition of two bits is called Half Adder. The Half Adder needs to inputs and two binary output i.e sum and carry fig shows the block diagram of Half adder.

A	Half	S
B>	AddeE	->c


	I/P	: O/P	
A	В	s c	
0	0	0 0.	
0	7	7 0	
I	0	7 0	
ı	1	0 1	






S = ABCin + ABCin + ABCin + ABCin = Cin (AB + AB) + Cin (AB + AB)

= Assume AB+AB = X



Page	No	
Date	: 1	1_

Realisation of full Adder using two half Adder





* Half SubtEactor

A	Half	\rightarrow D	(Differenc)
	SUBTEACHE	- 7/ "	. 11
B>	G.	Bo	(BOEEOW)

I	/P	B 0/	PB	
A	B	D	Bo	
0	0	3	0	
0	1	I	I	
1	0	7	0	
-	1	0	0	


) for Difference





	T	/P	0/2	mary the last
	AB	Cin.	D	Bo
	0 0	10	. 0.	0
	0 0	p z	1	1
	0 7	1 0	7	1
	0 1	61	0	1.
	7.0	40	E	0
2	1 0	0 1	0	0
	ユュ	70	. 0	0
	II	0 7	DA .I	7
۱				

for Difference



ABCin ABCin ABCin ABCIN

5 - D = ABCin: + ABCin + ABCin + ABCin = Cin (AB+AB) + Cin (AB+AB) Assume AB + AB = x Cin x + cinx

= Cin (1) x


= Cin(+) (AB+AB)

= Cin (+) A (+) B

	Page No Date :/_/_
	:. D = A D B D Cin
	FOE BOEEOW
	8cin 00 07 77 70
	A THE THE
	0 0 1 3 2
	7 9 5 7 6
	AC BC AB
_	Bo= AC + BC + AB
	Bo= AC+BC+AB
	A D
	Cin TAB
	BC Bo
	AC
	W CO

Page	No
Date	:_/_/


Realisation of full substractor using two half substractor





	Page No
100	P.
*=	Multiplexer (Mux)
	Defination of Multiplexer:
	A circuit that connects one of sover digital signals to a Single output depending upon the state of sever select inputs.
0	DATA Inputs :-
	The multiplexes inputs that feed a digital signal to the output when selected. (maximum of inputs is 20)
0	Scient Inputs: (Scient lines)
	The multiplexer inputs that selects the digital inputs. (maximum n select line)
1	
	20
19.	1/PS 20: 7
	Mux
	In Select
	1) Select


		Page No	1,000
6.9	Put $n=2$ $i/p=2^n=2^2=4$ D Select lines = 2		A L L
	Jo - 4:4 To - 4:4 To - Mux	Select O/P SIS2 Y Y O O To I O To I O To I I I I I I I I I I I I I I I I I I I	
•	Timplement the sexpression using	03)#8:1 Mux.)
Ans:	i) for 16:1 Mux. 13'0EVCC 150 151 151 151 151 151 151 1		

Page No._____ ii) for 8: 1 Mux et, To I In. 8.1 I3 I4 MUX 15 IG T En B











Page No.____

Q. F(A, B, C, D) - TIM (0, 3, 5, 6, 8, 9, 10 12,14). i) 8: I MUX. 7 F (A, B, CD) = 7 M (4, 2, 4, 7, 11, 13, 15) IO I, I2 I3 I4 I5 I6 I2 A 6 9 10 11 12 13 (18 15 10 11 (12) 13 (13) 15 Jo II I2 I3 I4 I5 J6 I7 0 1 2 3 9 5 6 7 8 9 10 11 12 (3) 14 (5) A (A) Jo IL T2 . J3 8:7 Ty Mux I5 16 Ta ·A) En

Page No. , Date :__/_/ Ans: -2] 16: 7 MOX & 2: 7 MOX To I To I 14 Is To 16:1 FI Ig MUX Ig IIO III 112 II3 Ti4 II5 2:1 e En Mox TIO F FB Ja Do J24 122 F23 16:1 129 MOX 125 J26 J27 J28 Fog 130 I31 En ABCD



		Page No	
			-
	the state of the s	the table to	-
	Compeator.		-
	1 0		-
	A comparator	is the Special	-
	combinational		-
		elative magnitude.	-
	of two binary	humbers.	-
	The fig Shows	the block diagram	-
	of n bit compar	Fator that recives	-
	n bits numbers	s A and B as	-
	inputs and out	puts are a AZB	-
	A = p and A < B	B. B. A. A.	-
			de.
	A B		-
	1 1		1
	n-bit		-
	Compat	atoE	-
	AZB A=		-
2.	Design one bit	Comparator	-
	U		-
	J/PS	0/95	
	A B AZE	B A=B A <b< th=""><th></th></b<>	
		1 0	
	0 0 0	0 0	
	7 0 7	0 0	I
	7 7 0	1 0	
	FOE AZB.	FOE A = B	
	B 0 1	B	
-	0	LE OCE J BA	
		700	



ACB = ABI + ADBIBO + ATAOBO

	Deep No.
	Page No, Date:/_/
	FOE A=B
-	
	ALAO BIBOOO OJ TT TO' ALAS BIBO
-	00 (1) 0 1 3 2 AIAOBIBO
_	01 4 Ds 7 6 ALAGBIBO
	J1 11 12 14 13
-	10 7 8 10 D 9 7 A1 A0 B1B0
	Y = A, A, B, B, + A, A, B, B, + A, A, B, B,
_	+ AI AO BI BO
	= AIBI (AOBO + AOBO) + AIBI (AO
	the state of the s
	Els Aller
4	
*	
	·
-	
1	
1	
-	The state of the s

Page No.____

O. Design FOUE Bit comparator

	A3-			
A	A2-			e.
	Ao		A7B	
B .	63	7485	A=B	O/P's
	1 31 -		A <b< td=""><td>)</td></b<>)
	Bo			
Cascading	AZB-	4		
inputs	A=B-			
	ALB			
		B B3 B1- Cascading A7B- inputs A=B-	A A2- A1- A0- B B3- B1- T485 Cascadin A7B- inputs A=B-	$ \begin{array}{c cccc} A & A2 & & & & & & & \\ A0 & & & & & & & & & \\ B & & & & & & & & \\ B & & & & & & & \\ B & & & & & & & \\ B & & & & & & & \\ \hline Cascadin A7B & & & & & \\ inputs A=B & & & & \\ \end{array} $

			1			_		
	I/P's	Co	Cas I/p's			OIP'S		
	A,B		A=B		A>B	A = B	ACB	
-	-			**		0	-	
+	A>B	*	×	×	7	0	0	
1		I	0	0	ユ	0 -	0	
	A = B	0	1	0	0	1	-0	
		0	0	I	0	0	1	
	-							
	AKB	×	×	×		0	4	
							-	


			: No
	Parity checked CKT:	- Even	
	Design a cizcuit to	check	ofthe
	DOEITY OF TOO IT	coming	stid ocust
- 17	words using lo	gic gates	S
	I/P'S	07P's	-
_	A B EE		
	0 0 2	1 0	
	0 1	0 1	
	7 0	0 1.	
	1 1	1 0	
	for even Parity :-		
	180 3		
-	AB O DO	100 110 110	7 = .
	0 3	1B	122
1			
-	Y = AB+A		
ł	= AO1	$3 = \overline{A} \oplus$	B
	FOE odd parity	, -	
	Paring		
H	O O TI A	B	
Ī	1 D2 3	-	
	AB		100000000000000000000000000000000000000
	Y= AB+ AP	= A (B)	
	A		
	B ————————————————————————————————————	100	Σ0 - ΣΕ

Design a logic CK+ to check the odd even parity for three input bits

1					1 11	
	7/	P's	1 10 1	0/1	o's ·	
	A	B	C	ZE	20	
	Ō	0	0	7	0	
	0	0	1	0	7	
	0	7	0	0	7	
	0	ユ	1	70	0	
	I	0	0	0	I	
	I	0	1	MAN I.	6	
	1	7	0 4	with I	0	
	1	1	7	1.0	1	

for even parity

0




Y = ABC + ABC + ABC + ABC

- = B (AC + AC) + B (AC + AC)
- = B. (AOC) + B (AOB)
- = B (ADC) + B (ADC)
- = Bx + Bx

= BOX. = BD x

= BOADC = BOADC = AOBOC

FOE odd parity:



$$Y = ABC + ABC + ABC + ABC$$

$$= C(AB + AB) + C(AB + AB)$$

$$= C(AB) + C(AB)$$

$$= C(AB) + C(AB)$$

Let A D B - x.

= $C \oplus x$

= C A A B B

= A A B A C.

20

Parity generalor


Solni

a Design two bit even parity
generator using logic gates

-	IP	's	O/P	011
1	A	B	ZE	
	0	0	0	
	0	7	7	100 100 -
	7	0	7	
1	I	10	0	


BOY	
O D T AB	9
1 2 3	30
$-\overline{AB} + \overline{AB}$	1

= $A \oplus B$



0.5 Design three bi-	+ even parity
generator usir	og logic gates

	The same of the sa				
soln:-	PLI	J/p's	3 / 1/1	O/P'S	13090
	A	B	C	ZE	
	0	0	0	0	CENT
	0	0	I	10	1
	0	1	0	7	
	0	7	7	0.1	
	I	0	0	. 70	
	1	0	7	0	- t:
	I	I	0	0	
	I	I	I	1	
					13 01 -




$$= \frac{\overline{ABC} + \overline{ABC} + \overline{ABC}}{\overline{C(AB+AB)} + \overline{C(AB+AB)}}$$

$$= \frac{\overline{C(AB+AB)} + \overline{C(AB+AB)}}{\overline{C(AB+AB)}}$$


$$= \frac{\overline{C(AOB)} + \overline{C(AOB)}}{\overline{C(AOB)}}$$

$$=$$
 $C \oplus X$




a. Design two bit odd parity
generator using logic gates

THE RESERVE AND ADDRESS OF THE PARTY OF THE			
soln:-	II	PIS	OIP'S
	A	B	20
	0	0	T
	0 .	-7.	0
	I	0	0
	I	I	7



$$= \overline{A}\overline{B} + \overline{A}B$$


$$= \overline{A} \bigcirc B$$



Page No._____

O Design three bit odd parity generator using logic gates

soln:-	1 37	I/P's	See	0/9'5	egisted of
12	A .	B	C	20	Theres 12
	0	0	0.	1.	
	0	0	1	0	4 11 1
	0	I	0	0	1
	0	1	7	T	100
	I	0	0	0	3 91
	ユ	0	7	. 7	2
	I	1	0	- 1	
	I	I	1	0	




- ABC + ABC + ABC = C (AB + AB) + C (AB + AB) = C (AOB) + C (ADB)

- Let x . ADB


E CX I CX

CO CADB)



$$= \frac{\overline{C} \otimes x}{\overline{C} \otimes x}$$

$$= \overline{C} \oplus A \oplus B$$
$$= C \oplus A \oplus B$$



· Design Using 74180 (general to

every orag = ogg

Page No._____, Date :__/_/_

Parity of 1/p's	casca 1/P	ding	0/6	15
A THEOLOGICAL	ZE I	ZO	ZE	2
	. 20 0			
Even	. 7	4, 0.	7	0
Even	00	7	0	Y
990	E DIA	0	0	Y
ODD	0	lat -	T	0
,				
1	-	,		

Design 8 bit even parity checker using IC 741080

G - 74180 - ZE	Α	1	angles o
11 74180 - ZE	D		
	Q —		- ZE - 10
7	o'nol	25126	
ΣΕ Σο	8		

Parity of i/P's A through	Cascad	ing ilp's	0/P1	50
Even	7 7	0	7.	0

Siddhiks Page No.______
Date:__/_

· Q·	Design 8 bit odd	parity checker
	D D D D D D D D D D D D D D D D D D D	
	74180	- 20
	ZE ZE	Maria de la companya del companya de la companya de la companya del companya de la companya de l

THE STATE OF THE S	01 13	1111	1
Cosco	ding iPls	0/	IP's
- SE	20	ZE	20
			4
7	0	Y	0
LINE	0	0	7
		Cascading ipls SEIZO 1 0 1 0	

a Design 9-Bit even parity checker
Osing IC 74180

. A -		
CO		
F -	74180	ΣE
H		
2	ΣE	
I	20	

Page No.____

Patity of i/P's	casco	0	15,3	
7 111100	ZE	50	ZE	20
Even	7	0	7	0
Even	0	7	0	7
ODD	L: Z	0	0	7
000	0	7	7	0

a Design 9-Bit odd parity checker Using IC 74180

A	H Dista P. C.
c -	
E 1	The contract of the contract o
74180	20
Н —	
ZE	
1	BI B ADIOUS
7 1 20	at the state of th
	Y

Page No.

a Design 16-Bit	even	Dozidu
Checker.		Pucing

74180 F 74180 TE 74180 TE 750			A	
ZE ZE	1 1 1 1 1 1 1		F	
50	- ZE			
	*			ZE
		20	1	ΣΟ
		* * * *		

FOE LSB

74180

LSB

TE

20

_			A STATE OF THE PARTY OF THE PAR			3
	Patity of i/P's A through	Casca	ding ilp's	Σť	IPS IZ	
	Even	1	0	7	10	
	Even Even	0	7	0.	I	
	ODD	7	0	0	I	7
-	000 000	0	7	1	0	7

Page No.______, Date:__/_/

FOR	7.1=	48	B
			CORP. Company

					No.		
100	Parity 0	f	cas	cading ilps		OIP'S	
	Parity 0	H	ZE		ZE	20	_
	Cuan		1	0	7	0	
	Even		0	7	0	1	
	000	- 0	1 100	7	7	0.	
	ODD		1	0	0	7	

-	4 bit Parallel A	Adder (Binar	g) .
	Comparison of	Setial.	11111
55.1	of comparsion	Pazallel	Social
1.	clock pulse	Adde E Not Essential	
2.	pernciple of operation	All the bits are added simul taneously	of bits is added at a time
3 -	Resultisin	parallel	Sezial
4	to complete addition:	VCEYShOET	long
5	No of components) ess	MOEC
6	cost	less	More
7	Ci Ecuit Complexicity	less	DIGEE.

Parallel Binary Adder

A circuit consisting of 'n'


Full adders that will add to n' but


nos the output consist of 'n' sum

bit & a carry bit

Coscade

To connect an output of device to input of another device often for the purpose of expanding the no of lits available for particular function.






= G2 + P2G1 + P2P1G0 + P2P1P0C0

			Page No	
	if i= 3.			
	C4 - Cx3 +	P3 (Cx2+	Pacer + Paper	Got
			Po (o) P2G1 + P3P2	Picot
	Paralle			
	Substraction using I's complement			
	method (B1 A)	Bo Ao
	FA KC3	FA	FA CI	FA
		\$2	\$ 51	So
	Substraction method (-	Jose ASB)	's compler	nent
-	B ² A3	B ₂ A ₂	BI AI	Bo Ao
	FA 13	FA KI	FA CI	FA

4 bit parallel Adder / Substractor



1900

Sala Sharman