BCD to Excess -3 Code Converter

A code converter combinational circuit is designed to convert BCD code to Excess - 3 code. The input code of code converter is BCD code. The output code of code converter is Excess-3 code. Fig 6.16 shows the logic diagram of BCP to excess-3 code converter


Truth Table

| BCD Code | | | | | Excess-3 Code | | | | |
|----------|----------------|-------|----------------|----------------|---------------|----------------|----------------|---|--|
| Decimal | B ₃ | B_2 | B ₁ | B ₀ | E_3 | E ₂ | E ₁ | E | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | |
| 1 | 0 | 0 | 0 | 11 | 0 | 1 | 0 | 0 | |
| 2 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | |
| 3 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | |
| 4 | 0 | 1 | 0 | 0 | 0 | 1-1- | 1 | 1 | |
| 5 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | |
| 6 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | |
| 7 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | |
| 8 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | |
| 9 | 1 | . 0 | 0 | 1 | 1 | 1 | 0 | (| |


The unused states are 1010, 1011, 1100, 1101, 1110 and 1111. So place X (Don't Care Condition) for the corresponding cells.

K-Map Simplification


Expression for E₃



Expression for E₂




expression for E




$$B_1 = B_1' B_0' + B_1 B_0 = B_0 B_0$$

Logic Diagram


Expression for E₀







Date 5 time to 32 dero der young pesigh 5 time to 32 dem A. C , 0, 15 En A. 16 G_2 171 C2 Da 31 0 5 5 line to 32 line decoder

| | 1 - 11/4 | is told | 11 | 1 100 | 110 | ing Ic | 7111 | 2 |
|------------|----------|-----------|-------|------------|---------|-----------------------|--|-----|
| <u>*</u> | Design | 9 bit odd | party | checker | 0.8 | 7 | 741 | 10 |
| | Α. | 1 119/7 | | 6777 | | | The second secon | |
| | 8 | 360 | | Tout | (08/08) | ling [IP's / | 0/1 | 210 |
| 1193 | D | | | A-H | 68 | 20 | SE | 21 |
| | t | 74180 | 20 | Even | 1 | 0 | 1 | 0 |
| | () | | 1/180 | Even | 0 | 101 | 0 | 1 |
| | Y | | | BOOM STATE | 1 | 0 | 9 | 5 |
| 1.00 | | - 26 | | EVEROLD | 0 | 7 | | 0 |
| escolice a | 1-9 | 120 | | | |) | | |
| ingus & | M bit | J > H-41 | | 944 | | -0 | | |
| 0 1 14 | | 1 100 0 | 3 | 3/17 | | insissionatauru. P | | |
| 1101 | | | | | of the | * | | |





| y | | | | - | | |
|---|-------------|-------------|------------|-----------|------------|---|
| | - | | X | 1.50 | 307 1 | |
| 1 | s Design 3 | bit even | | 107 | | |
| | | 01 11 | 15 | AR C | ABC | - |
| | IP | 0/8 | A. | | - | |
| | ABC | 33 | ABC | 00 01 | 11 10 | |
| | 0 0 0 | 0 | | | a | |
| | 000 | 2 = 11 | 12 | | 3 | |
| | 0 1 0 | 1 | a | | (1) | |
| | 0. 1 1 | 0 | | 4 5 | 1 | |
| | 18 0 0 | 194 V 3 //4 | 15471 | 111 = | | |
| | 101 | 0 | 12 + 2 C9A | BC | ABC | |
| | 1 10 | 0/19/4 | = 33 | AB C+ABC | + AB TTAB | T |
| X | 1 341 fall | 10 | 3 x + x=1 | (AB+AB) C | +(AB+AB)C | - |
| | | | x=1 | (ABB) C | -(ADB)= | _ |
| | A=80A LIP | |) BB | XC+X | | |
| | 4=80A | ABP | J (9/0 =) | XOC =1 | | |



10 Decimal to BCD encoder

This type of encoder has ten outs - one for each decimal digit and ur outputs corresponding to the BCD de IC 74147 is used as a decimal to CD encoder. The logic symbol is own in Fig. 6.11. Both inputs and uputs are active low. It is important note that there is no input line for ecimal zero. When this condition occurs, all output lines are 1.

Table 6.5 shown the relation between the decimal and BCD code.

Sis most significant bit of the BCD

Ode. A₃ is always 1 for decimal digit

or 9. The expression for bit A₃

winterms of the decimal digits can

written as.

$$A_3 = 8 + 9$$




Fig.6.11 Logic symbol for decimal to BCD Encoder

Bit A₂ is always 1 for decimal digit 4,5,6 or 7 can be expressed as on OR function as follows.

$$A_2 = 4 + 5 + 6 + 7$$

Bit A₁ is always 1 for decimal digit 2, 3, 6 or 7 and can be expressed to

$$A_1 = 2 + 3 + 6 + 7$$

Bit A₀ is always 1 for decimal digit 1, 3, 5, 7 or 9 the expression for A₀ is


$$A_0 = 1 + 3 + 5 + 7 + 9$$


Now, we can draw the decimal to BCD encoder by using the above four expression. Figure 6.12 shows the decimal to BCD encoder.

When a HIGH is appears on one of the decimal digit input lines, the appropriate levels occur on the four BCD output lines.

Table 6.5 Truth table Decimal to BCD encoder

| Decimal digit | BCD Code | | | | | | |
|---------------|----------------|----------------|----------------|----------------|--|--|--|
| Decimal digit | A ₃ | A ₂ | A ₁ | A _o | | | |
| 0 | 0 | 0 | 0 | 0 | | | |
| 1 | 0 | 0 | 0 | 1 | | | |
| 2 | 0 | 0 | 1 | 0 | | | |
| 3 | 0 | 0 | 1 | 1 | | | |
| 4 | 0 | 1 | 0 | 0 | | | |
| 5 | 0 | 1 | 0 | 1 | | | |
| 6 | 0 | 1 | 1 | 0 | | | |
| 7 | 0 | 1 | 1.54 | 1 | | | |
| 8 | 1 | 0 | 0 | 0 | | | |
| 9 | 1 | 0 | 0 | 1 | | | |





CYMINAL

Design a Binary-to-Gray code converter.

Solution

The truth table of Binary-to-Gray code converter is given in Table 2.8. For each of the four outputs, K-maps are prepared and simplified. The K-maps are given in Fig. 5.34 and the simplified expressions are given by Eqs (5.50). The circuit is given in Fig. 5.35.

$$G_3 = B_3 \tag{5.50a}$$

$$G_2 = B_2 \oplus B_3 \tag{5.50b}$$

$$G_1 = B_1 \oplus B_2 \tag{5.50c}$$

$$G_0 = B_0 \oplus B_1 \tag{5.50d}$$

| B_1B_0 | 00 | 01 | 11 | 10 | B_1B_0 | 2 00 | 01 | 11 | 10 |
|----------|----|----|----------|----|----------|------|----|----------------------|----|
| 00 | 0 | 0 | 1 | 1 | 00 | 0 | 1 | 0 | |
| 01 | 0 | 0 | 1 | 1 | 01 | 0 | 1 | 0 | 1 |
| 11 | 0 | 0 | 1 | 1 | 11 | 0 | 1 | 0 | 1 |
| 10 | 0 | 0 | 1 | 1 | . 10 | 0 | 1 | 0 | 1 |
| | | | 73 a) | | | | | G ₂ b) | |

Fig. 5.34 K-maps of Ex. 5.19





Fig. 5.34 (Continued)



6.4.1 Adder with Look-Ahead Carry

In the half-adder circuit of Fig. 5.19 and full-adder circuits of Fig. 5.21 and Prob. 5.19b, it was assumed that the inputs (augend and addend) and carry input are simultaneously present and the sum and carry outputs are the input distantaneously. However, in Prob. 5.20 it has been shown that even if the augend, addend, and carry inputs are present simultaneously, then the sum and carry outputs will be delayed due to the propagation delays of gates through which the signals are passing. Now, if we consider the *n*-bit parallel adder of Fig. 6.12a, we observe that the sum (S_0) and carry (C_0) outputs are delayed because of the propagation delays of the gates involved in FA0. The S_0 output, however, is the LSB of the final result and it is not required to be passed through other gates and hence does not get further delayed. The carry output C_0 acts as carry input of the full-adder FA1 and therefore, the outputs of FA1 S_1 and C_1 , will reach steady-state only after arrival of C_0 and propagation delay introduced by FA1. This means the total delay upto FA1 will be the sum of delays introduced by FA0 and FAI. Similarly going further in the chain of adders towards MSB, the carry has to ripple through all the stages, thereby reducing the speed of the adder as the number of adder stages are increased (Prob. 6.11).

To design fast operating parallel adders, we can use gates with lower propagation delay time. Even with this, the delay time of the adder will increase with increasing number of bits to be added. Another approach most commonly used is the concept of look-ahead carry. Although it requires additional circuitry but the

speed of the adder becomes independent of the number of bits.

Let us consider a full-adder circuit in block diagram form and its EX-OR realisation (Prob. 5.19(b)) shown in Fig. 6.13. Here,

$$P_i = A_i \oplus B_i \tag{6.3a}$$

$$G_i = A_i B_i \tag{6.3b}$$


$$S_i = P_i \oplus C_{i-1} = A_i \oplus B_i \oplus C_{i-1}$$
 (6.3c)

$$P_{i} = A_{i} \oplus B_{i}$$

$$G_{i} = A_{i}B_{i}$$

$$S_{i} = P_{i} \oplus C_{i-1} = A_{i} \oplus B_{i} \oplus C_{i-1}$$

$$C_{i} = G_{i} + P_{i}C_{i-1}$$
(6.3a)
(6.3b)
(6.3c)
(6.3c)



(a) Block Diagram of ith Stage of a Full-Adder Fig. 6.13 (b) EX-OR Implementation of Full-Adder

The output G_i of the first half-adder is 1 if A_i and B_i both are 1 and a carry is generated. The variable G_i is known as a carry generate. Its value is independent of the input carry. The variable P, is known as a carry propagate because this is the term associated with the propagation of the carry from C_{i-1} to C_i . Using Eq. (6.3d), we write Boolean expression for carry output of each stage:

$$C_{i+1} = G_{i+1} + P_{i+1} \cdot C_i$$

Substituting the value of C_i from Eq. (6.3d), we obtain,

$$C_{i+1} = G_{i+1} + P_{i+1} G_i + P_{i+1} P_i C_{i-1}$$
 (6.4)

Similarly, for an n-stage adder, the final carry C_{n-1} can be determined. For clear understanding of the advantage of this approach, we consider a 4-bit adder and formulate Boolean expressions for the carry outputs C_0 , C_1 , C_2 , and C_3 . We obtain,

$$P_{0} = A_{0} \oplus B_{0} \quad \text{and} \quad G_{0} = A_{0}B_{0}$$

$$C_{0} = G_{0} + P_{0}C_{-1}$$

$$C_{1} = G_{1} + P_{1}G_{0} + P_{1}P_{0}C_{-1}$$

$$C_{2} = G_{2} + P_{2}G_{1} + P_{2}P_{1}G_{0} + P_{2}P_{1}P_{0}C_{-1}$$

$$C_{3} = G_{3} + P_{3}G_{2} + P_{3}P_{2}G_{1} + P_{3}P_{2}P_{1}G_{0} + P_{3}P_{2}P_{1}P_{0}C_{-1}$$
Then involved in Eq. (6.5), these are

(65

Now, let us observe the logic variables involved in Eq. (6.5), these are,

$$G_0, G_1, G_2, G_3, P_0, P_1, P_2, P_3$$
, and C_{-1}

The G variables can be generated directly from A and B inputs using AND gates (Eq. 6.3b), the $P_{\text{variables}}$ from A and B inputs using EX-OR gates (Eq. 6.3a). C_{-1} is the carry input. If G_{0} in the carry input. The G variables can be generated directly from A and B inputs using EX-OR gates (Eq. 6.3a). C_{-1} is the carry input. If G_{8} , P_{3} in the carry outputs P_{1} is the carry input. If P_{2} is the carry input. If P_{3} is the carry input. If P_{3} is the carry outputs P_{4} is the carry input. If P_{3} is the carry outputs P_{4} in P_{4} obtained again directly from A and B inputs using C_0 , C_1 , C_2 , and C_3 are produced by using 2-level realisation are available simultaneously, the carry outputs C_0 , C_1 , C_2 , and C_3 are produced by using 2-level realisation C_1 are available simultaneously, the carry outputs C_0 , C_1 , C_2 , and C_3 are produced by using 2-level realisation C_1 are available simultaneously, the carry outputs in SOP form. Therefore, for the generation C_1 are available simultaneously, the carry outputs in SOP form. Therefore, for the generation C_1 are available simultaneously. C₋₁ are available simultaneously, the carry outputs C_0 , C_1 , C_2 are available simultaneously, the carry outputs of C_0 , C_1 , C_2 are available simultaneously, the carry outputs in SOP form. Therefore, for the generation of the (AND-OR or NAND-NAND) since Eq. 6.5 gives these outputs in SOP form. Therefore, for the generation of the carry outputs are connected. (AND-OR or NAND-NAND) since Eq. 0.5 gives also also will be there. These carry outputs are connected to the carry outputs, propagation delay time of two gates only will be there. These carry outputs are connected to the carry outputs, propagation delay time of two gates only will be there. These carry outputs are connected to the carry outputs, propagation delay time of two gates only will be there. These carry outputs are connected to the carry outputs are connected to the carry outputs. carry outputs, propagation delay unite of the gate carry inputs of the succeeding stages, thereby eliminating the problem of carry rippling through all the stage carry inputs of the succeeding stages, thereby eliminating the problem of carry rippling through all the stage carry generator can be prepared using Eqs. 6.5. A 4-bit addernated to the succeeding stages, thereby eliminating the problem of carry rippling through all the stage.

Logic circuit of a look-ahead carry generator can be prepared using Eqs. 6.5. A 4-bit adder with look ahead carry is shown in Fig. 6.14. Thus we see that by generating all the individual carry terms needed by each full-adder in a 2-level circuit, the propagation delay time through the adder is considerably reduced as





Fig. 6.14 A 4-bit Adder with Look-Ahead Carry



Implement the following multi-output combinational logic circuit using a 4-to-16-line decoder.

$$F_{4} = \sum m (1, 2, 4, 7, 8, 11, 12, 13)$$

$$F_{2} = \sum m (2, 3, 9, 11)$$

$$F_{3} = \sum m (10, 12, 13, 14)$$

$$F_{4} = \sum m (2, 4, 8)$$

Solution

The realisation is shown in Fig. 6.8.

The four-bit input ABCD is applied at the Select input terminals S_3 , S_2 , S_1 , and S_0 . The output F_1 is required to be 1 for minterms 1, 2, 4, 7, 8, 11, 12, and 13. Therefore, a NAND gate is connected as shown. Similarly NAND gates are used for the outputs F_2 , F_3 , and F_4 . Here, the decoder's outputs are active-low, therefore a NAND gate is required for every output of the combinational circuit.

In the combinational logic design using multiplexer, additional gates are not required, whereas design using demultiplexer requires additional gates. However, even with this disadvantage, the decoder is more economical in cases where nontrivial, multiple-output expressions of the same input variables are required. In such cases, one multiplexer is required for each output whereas it is likely that only one decoder will be required, supported with a few gates. Therefore, using a decoder could have advantages over using a multiplexer.

