

BRAC UNIVERSITY
Department of Computer Science and Engineering

Set: A

Examination: Mid Term
Duration: 1 Hour 20 MinutesSemester: Summer 2025
Full Marks: 25

CSE 340: Computer Architecture

Answer the following questions. Show calculations where required. Figures in the right margin indicate marks. Understanding the question is part of the examination.

Name: _____

1.
CO1A processor executes a program, which has a total of 40×10^6 instructions, categorized as follows:

Instruction Type	Instruction Count	Cycle per instruction
R-type	35% of total instructions	2
I-type	25% of total instructions	3
SB-type	30% of total instructions	4
U-type	10% of total instructions	1

- a) Find the average CPI of the program. 2
- b) If the CPU clock frequency is 2.5 GHz, calculate the execution time of the program. 1

2.
CO1

- a) What is benchmarking, and why is it important in computer performance evaluation? Provide an example of a widely used benchmarking metric. 2
- b) A program runs on CPU X in 150s. CPU Y optimizes 40% of the instructions to run 3 times faster, while the remaining instructions execute at the same speed. Calculate the new execution time of CPU Y. 2

3.
CO1

Read each statement carefully. Determine if the following sentences/statements are true or false. For any false sentence/statement, write its correct form.

- a) 0xA423 can be stored precisely in the following format

Sign (1 bit)	Exponent (5 bits)	Fraction (10 bits)
--------------	-------------------	--------------------

- b) If a CPU with 1.5x instruction count and 2GHz clock speed performs the same task in 6 seconds as another CPU with 1.0x instruction count and 3GHz clock speed, then the CPI of the first CPU must be lower. 1
- c) A 4-core processor can always achieve a 4x speedup over a single-core version on any program. 1

4.
CO1

$(1.1111011011)_2 \times 2^{25}$. You want to store this floating point number using IEEE754 floating point representation. You have two format options:

Please Turn Over

BRAC UNIVERSITY
Department of Computer Science and Engineering

Set: B

Examination: Mid Term
Duration: 1 Hour 20 Minutes

Semester: Summer 2025
Full Marks: 25

CSE 340: Computer Architecture

Answer the following questions. Show calculations where required. Figures in the right margin are part of the examination.

1.
CO1

A processor executes a program, which has a total of 30×10^9 instructions, categorized as follows:

Instruction Type	Instruction Count	Cycle per instruction
R-type	50% of total instructions	2
I-type	20% of total instructions	4
SB-type	20% of total instructions	3
U-type	10% of total instructions	1

- a) Find the average CPI of the program. 2
 b) If the CPU clock frequency is 3.2 GHz, calculate the execution time of the program. 1

$$CPI = \frac{\text{Inst} \times \text{Avg}}{\text{freq}}$$

2.
CO1

- a) Define throughput and response time in computer systems. What does it mean for a system to have high throughput with high response time? 2
 b) A program runs on CPU M in 100s. CPU N optimizes 60% of the instructions to run 1.5 times faster, while the remaining instructions execute at the same speed. Calculate the new execution time of CPU N. 2

$$(1 - 60) \times 100 = 30$$

3.
CO1

Read each statement carefully. Determine if the following sentences/statements are true or false. For any false sentence/statement, write its correct form.

- a) -0xB,4A3 can be stored precisely in the following format. 1
- | | | |
|--------------|-------------------|--------------------|
| Sign (1 bit) | Exponent (5 bits) | Fraction (10 bits) |
|--------------|-------------------|--------------------|
- b) If a CPU with 2.5x instruction count and 4GHz clock speed performs the same task in 10 seconds as another CPU with 1.5x instruction count and 4.5GHz clock speed, then the CPI of the first CPU must be lower. 1
- c) A 16-core processor can always achieve a 16x speedup over a single-core version on any program. 1

$$2^4 - 1 = 15$$

4.
CO1

$(1.1111011011)_2 \times 2^{17}$; You want to store this floating point number using IEEE754 floating point representation.
You have two format options:

Please Turn Over

	Sign Bit	Exponent	Fraction
Option - 1	1 bit	7 bits	6 bits
Option - 2	1 bit	6 bits	7 bits

- a) If your goal is to achieve precision, which of the two options would you choose? Justify your answer. 2
- b) What is the range of usable actual exponent that can be stored in a 24-bit IEEE format where 6 bits are reserved for the fraction? 2

5.
CO2

- a) Construct the equivalent RISC-V assembly code for the following C program: 5

<pre> arr[18] = func(8, 16); c = arr[19] + d int func(int a, int b) { if (a <= b) { while (a != b) { p += 2; } b = b & 1; } else { p = b << 4; } return (p + b); } </pre>	Variables c and d are stored in registers X₁₈ and X₁₉ respectively. Function arguments a and b are stored in registers X₁₀ and X₁₁ respectively. Variable p in the function func, also uses register X₁₉. arr is a halfword array. The base address of arr is stored in X₂₀. Hint: << means left shift slli
---	---

b)

Instruction Address	Instruction
0xB0A1834A	bne X ₂₁ , X ₂₂ L0.
.....	
.....	
.....	
.....	
0xB0A1838A	L0: add X ₁ , X ₄ , X ₂

$4 \times 16 = 64$
X₂₂, X₂₂ L0.
0x B0

Convert the instruction, bne X₂₁, X₂₂ L0; to machine code. For bne, opcode = 1100111, funct3 = 001; Your final answer must be in Hexadecimal.

- c) Construct the equivalent RISC-V assembly code for the following C program: 3

<pre> a = 0xD035B1BC b = a / 32 </pre>	a and b variables are stored in X₁₉, X₂₀ registers, respectively.
--	--

$a / 32 = 32 \cdot 2^5$
slli

	Sign Bit	Exponent	Fraction
Option - 1	1 bit	8 bits	5 bits
Option - 2	1 bit	6 bits	7 bits

- a) If your goal is to achieve precision, which of the two options would you choose? Justify your answer. 2
- b) What is the range of usable actual exponent that can be stored in a 24-bit IEEE format where 16 bits are reserved for the fraction? 2

S. CO2

- a) Construct the equivalent RISC-V assembly code for the following C program: 5

<pre> arr[20] = func(2, 16); c = arr[21] + d; int func(int a, int b) { if (a <= b) { while (a != b) { p += 2; } b = b & 1; } else { p = b << 2; } return (p + b); } </pre>	Variables c and d are stored in registers X₁₅ and X₁₆ respectively. Function arguments a and b are stored in registers X₁₀ and X₁₁ respectively. Variable p in the function func, also uses register X₁₀. arr is a halfword array. The base address of arr is stored in X₅₀. Hint: << means left shift
--	--

b)

Instruction Address	Instruction
0xB0A1834A	beq X ₂₁ , X ₂₂ , L0
.....	
.....	
.....	
0xB0A1838A	L0: add X ₁ , X ₄ , X ₇

Convert the instruction, beq X₂₁, X₂₂, L0, to machine code. For beq, opcode = 1100111, funct3 = 000. Your final answer must be in Hexadecimal.

- c) Construct the equivalent RISC-V assembly code for the following C program: 3

<pre> a = 0xD035B12C; b = a / 64; </pre>	a and b variables are stored in X ₁₀ , X ₂₀ registers, respectively.
--	--