

Assignment 7: KGP-RISC

Course: Computer Organization and Architecture Laboratory (CS39001)



Indian Institute of Technology Kharagpur

West Bengal, India, Pin-721302

Group No. - 19

Parth Tusham | 19CS30034

Shashwat Shukla | 19CS10056

Instruction set

Class	Instruction	Usage	Meaning
Arithmetic	Add	add rs,rt	$rs \leftarrow (rs) + (rt)$
	Comp	comp rs,rt	$rs \leftarrow 2's \text{ Complement } (rs)$
	Add immediate	addi rs,imm	$rs \leftarrow (rs) + imm$
	Complement Immediate	compi rs,imm	$rs \leftarrow 2's \text{ Complement } (imm)$
Logic	AND	and rs,rt	$rs \leftarrow (rs) \wedge (rt)$
	XOR	xor rs,rt	$rs \leftarrow (rs) \oplus (rt)$
Shift	Shift left logical	shll rs, sh	$rs \leftarrow (rs)$ left-shifted by sh
	Shift right logical	shrl rs, sh	$rs \leftarrow (rs)$ right-shifted by sh
	Shift left logical variable	shllv rs, rt	$rs \leftarrow (rs)$ left-shifted by (rt)
	Shift right logical	shrl rs, rt	$rs \leftarrow (rs)$ right-shifted by (rt)
	Shift right arithmetic	shra rs, sh	$rs \leftarrow (rs)$ arithmetic right-shifted by sh
	Shift right arithmetic variable	shrav rs, rt	$rs \leftarrow (rs)$ right-shifted by (rt)
Memory	Load Word	lw rt,imm(rs)	$rt \leftarrow mem[(rs) + imm]$
	Store Word	sw rt,imm,(rs)	$mem[(rs) + imm] \leftarrow (rt)$
Branch	Unconditional branch	b L	goto L
	Branch Register	br rs	goto (rs)
	Branch on less than 0	bltz rs,L	if $(rs) < 0$ then goto L
	Branch on flag zero	bz rs,L	if $(rs) = 0$ then goto L
	Branch on flag not zero	bnz rs,L	if $(rs) \neq 0$ then goto L
	Branch and link	bl L	goto L; $31 \leftarrow (PC)+4$
	Branch on Carry	bcy L	goto L if Carry = 1
	Branch on No Carry	bncy L	goto L if Carry = 0

Instruction Decoding

Instruction	Opcode	Function code
Add	000	0000
Xor		0001
And		0010
Comp		0011
SHLL		0100
SHRL		0101
SHLLV		0110
SHLRV		0111
SHRA		1000
SHRAV		1001
Compi	001	0000

Addi		0001
LW	010	0000
SW		0001
Unconditional branch	011	0000
Branch on less than zero		0010
Branch on flag zero		0001
Branch on flag not zero		0011
Branch and link		0100
Branch on carry		0101
Branch on no carry overflow		0101
Branch register	100	000

Instruction format

1) opcode: 000

OPCODE	rs	rt	shamt	func	offset
3	5	5	5	4	10

2) opcode: 001

OPCODE	rs	immediate	func
3	5	22	2

3) opcode: 010

OPCODE	rs	rt	immediate	func
3	5	5	18	1


4) opcode: 011


OPCODE	Label	func
3	25	4

5) opcode: 100

OPCODE	rs	Label
3	5	24

Architecture





PROCESSOR

Note: Block RAMs have a peculiar issue in that they have a significant delay in fetching data (around 0.5 clock cycles) from the RAM. Hence, we have divided the input clock into two parts, a slower one and a faster one. The faster one is eight times faster and is used to fetch data from Block RAM whereas the slower one is used for other modules

Design Summary

- **Instruction Fetch Module:** Used to fetch the instruction from the BRAM based on the PC
- **Instruction Decoder Module:** Splits the instruction into opcode, fcode, rsAddress, rtAddress, imm, label, and shamt. Also, it decides if we need to write anything in Data Memory or not using MemWrite.
- **RegFile32x32:** Register file, used to write into and read from registers. Allows two registers to be read at a time.
- **assignInputs:** Based on the opcode and fcode, this module assigns what two inputs will be present in the ALU. for example, in arithmetic instructions, it is rs and rt whereas in shift instructions it is rs and shamt.
- **ALU:** Based on opcode, fcode, and inputs, computes the flags and Output of ALU.
- **Branch:** Decides the value of PCSrc (flag) and ExNPC from the opcode and fcode, hence adding the branching part to the processor.

- **writeAddress:** Decides the values of Address of the register, data, and the RegWrite flag which is used as input to write data into ALU
- **Data Memory:** Block RAM is used to load and store data elements.

Simulation Screenshot


1) GCD of 5 and 10

```

home > shashwat > Desktop > basic_test_machine_code.txt
1 00100111111111111111111111111101,
2 0010100000000000000000000000101001,
3 001010010000000000000000000011101,
4 10100111000000000000000000110000,
5 1010011100000000000000000010010010,
6 00111001000000000000000000000001,
7 00011001010000000000110000000000,
8 00011001010000000000110000000000,
9 01100000000000000000000011000000,
10 00011001010010000000110000000000,
11 00011001010010000000110000000000,
12 01100000000000000000000011000000,
13 11100000000000000000000000000000;

home > shashwat > Desktop > testcode.asm
1 0. addi t0, -5
2 1. addi t1, 10
3 2. addi t2, 7
4 3. bltz t0, op1
5 4. bnz t0, op2
6 5. addi s5, 0
7 op1: 6. add s5, t1
8 7. add s5, t1
9 8. b Exit
10 op2: 9. add s5, t2
11 10. add s5, t2
12 11. b Exit
13 Exit: 12.
14
15
  
```

Assembly code and instruction code



simulation

```


1  int gcd(int a, int b)
2  {
3      if (a == 0)
4          return b;
5      else if (b == 0)
6          return a;
7      while (a != b) {
8          if (a > b)
9              a = a - b;
10         else
11             b = b - a;
12     }
13     return a;
14 }
15

```

Algorithm used

2) Linear search

AssemblyCode.asm	MachineCode.cpp
1 0. addi \$t0, 0	1 00100111000000000000000000000001,
2 1. add \$t1, \$zero	2 00001000000000000000000000000000,
3 2. addi \$s2, 10	3 00110111000000000000000000000001,
4 3. comp \$s3, \$s2	4 00010111101100000000000000000000,
5 4. addi \$s3, 1	5 00110111000000000000000000000001,
6 5. lw \$s0, 10(\$zero)	6 01010100000000000000000000000000,
7 6. comp \$s1, \$s0	7 00010101101000000000000000000000,
8 7. addi \$s1, 1	8 00110101000000000000000000000001,
9 8. add \$s5, \$zero	9 00011001000000000000000000000000,
10 LoopLabel : 9. add \$t2, \$t1	10 00001001010000000000000000000000,
11 10. add \$t2, \$s3	11 00001001101110000000000000000000,
12 11. bz Exit	12 01100000000000000000000000000001,
13 12. add \$s7, \$zero	13 00011011000000000000000000000000,
14 13. lw \$t3, 0(\$t0)	14 01001010001110000000000000000000,
15 14. add \$t4, \$t3	15 00001011010100000000000000000000,
16 15. add \$t4, \$s1	16 00001001101010000000000000000000,
17 16. bz Match	17 01100000000000000000000000000001,
18 17. add \$s7, \$zero	18 00011011000000000000000000000000,
19 18. addi \$t1, 1	19 00101000000000000000000000000001,
20 19. addi \$t0, 4	20 00100111000000000000000000000001,
21 20. b LoopLabel	21 00100000000000000000000000000000,
22 21. add \$s7, \$zero	22 00011011000000000000000000000000,
23 Match : 22. addi \$s5, 1	23 00111001000000000000000000000001,
24 23. b Exit	24 01100000000000000000000000000000,
25 24. add \$s7, \$zero	25 00011011000000000000000000000000,
26 Exit : 25.	26 11100000000000000000000000000000;



- The above assembly language code is written according to the assembly language specification provided to us. The result of the Linear Search is stored in the register \$s5, which corresponds to the 26th register with an address of 25 (11001) in our Memory. The Register holds a Zero Value in case there is No Match and a Non-Zero value in case there is a Match. The corresponding Machine Language Instruction Sequence is generated according to the encoding of each instruction in our language specification, with appropriate values assigned to the opCode, rs, rt, shamt, imm, label, code depending on the instruction and the registers used. The last instruction with the first three bits set indicates an opCode of 7, which does not fall in any class of our specification, hence leading to the termination of the program. In the above Screenshot, each Assembly Language Instruction (left panel) has its equivalent 32-bit Binary Representation in the Machine Language (right panel).