High Power-Supply-Rejection (PSR) Current-Mode Low-Dropout (LDO) Regulator

Amit P. Patel and Gabriel A. Rincón-Mora, Senior Member, IEEE

Abstract—Modern system-on-a-chip (SoC) solutions suffer from limited on-chip capacitance, which means that the switching events of functionally dense ICs induce considerable noise in the supplies. This ripple worsens the accuracy of sensitive analog electronics, such as ADCs, PLLs, and VCOs, etc. Without dropping a substantial voltage, point-of-load (PoL) low-dropout (LDO) regulators reduce (filter) this noise but only as much as their loop gains and bandwidths allow. This brief presents a 5-mA 1.5-μm bipolar current-mode LDO regulator that, with a higher bandwidth current loop, suppresses higher frequency noise by 49 dB (i.e., power-supply rejection) up to 10 MHz with only 68 nF at the output, which is 20 dB better than its voltage-mode counterpart.

Index Terms—Current mode, dual loops, low-dropout (LDO) regulator, power-supply rejection (PSR), supply noise ripple.

I. LDO REGULATORS IN POWER MANAGEMENT

ITH the increasing sophistication of portable electronics, the demand for good power supplies is expanding. Supply systems must be accurate and power-efficient to conserve energy and extend battery life, which is why inductor-based converters are so popular. Switching supplies, however, introduce systematic noise that state-of-the-art data converters, radio frequency radios, phase-locked loops, and others cannot sustain, so low-dropout (LDO) linear regulators often postregulate a switched supply to suppress noise without dropping appreciable power [1]–[6], [9]. What noise frequencies an LDO is capable of suppressing depends on its bandwidth, which stability requirements under unpredictable loads (e.g., I_L , R_L , $R_{\rm ESR}$, and C_O in Fig. 1) constrain to below 0.5–1 MHz [2], [7], [8].

This brief presents, discusses, and evaluates a prototyped 1.5- μ m bipolar current-mode (dual-loop) LDO that further attenuates the high-frequency ripple switching supplies generate. To that end, Section II reviews power-supply rejection (PSR) performance and summarizes the state of the art in high-PSR LDOs. While Section III introduces and details the stability and the PSR performance of the proposed LDO, Section IV

Manuscript received July 22, 2009; revised April 1, 2010 and July 23, 2010; accepted July 28, 2010. Date of publication November 1, 2010; date of current version November 17, 2010. This work was supported by the Linear Technology Corporation (LTC) who sponsored this research (and fabricated and packaged prototype ICs). The authors would like to thank T. Bonte for his advice and guidance. This paper was recommended by Associate Editor P. K. Hanumolu.

A. Patel was with the Georgia Institute of Technology, Atlanta, GA 30332-0250 USA. He is now with the Linear Technology Corporation, Milpitas, CA 95035-7417 USA (e-mail: amitpatel.gt@gmail.com).

G. A. Rincón-Mora is with the Georgia Tech Analog, Power, and Energy IC Research Laboratory, and the School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30332-0250 USA (e-mail: Rincon-Mora@gatech.edu).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TCSII.2010.2068110




Fig. 1. Typical p-n-p bipolar junction transistor LDO voltage-mode regulator.




Fig. 2. (a) LDO's PSR model and (b) its corresponding response.

evaluates its achieved experimental performance, and Section V draws relevant conclusions.

II. POWER-SUPPLY REJECTION

A. Voltage-Mode Performance

The fraction of supply ripple v_{IN} that reaches v_{OUT} is the voltage-divided (suppressed) translation of v_{IN}, which is supply gain A_{IN} (i.e., v_{OUT}/v_{IN}). Modeling the supply and ground impedance of an LDO, as Fig. 2(a) shows, describes how v_{IN} affects v_{OUT}, which is how PSR manifests in v_{OUT} because PSR is the reciprocal of this v_{IN}/v_{OUT} translation (i.e., PSR is $1/A_{IN}$) [2], [7]. Notice that the impedance from v_{IN} to v_{OUT} is Q_P's small-signal output resistance r_{oP} (from Fig. 1), and v_{OUT}'s ground impedance is (in part) output filter Z_O, which consists of load resistance R_L, output capacitance C_O and its equivalent series resistance R_{ESR}, and feedback resistors R_{FB1} and R_{FB2}. The shunt-feedback loop that an LDO employs to regulate v_{OUT} introduces the other impedance to ground (as Z_{O-REG}) that decreases with increasing loop gains. In other words, the LDO's ability to suppress noise rests on the noise that Z_{O-REG} shunts to ground, that is, on how low Z_{O-REG} is (or how high the loop gain is) across frequency.

As a result, supply gain A_{IN} is voltage-divided translation

$$A_{\rm IN} \equiv \frac{v_{\rm OUT}}{v_{\rm IN}} = \frac{Z_{\rm O} \| Z_{\rm O\text{-REG}}}{r_{\rm oP} + (Z_{\rm O} \| Z_{\rm O\text{-REG}})}, \eqno(1)$$

output filter Z_O is

$$Z_{\mathrm{O}} = \left(R_{\mathrm{FB1}} + R_{\mathrm{FB2}}\right) \parallel \left(R_{\mathrm{ESR}} + \frac{1}{sC_{\mathrm{O}}}\right) \parallel R_{\mathrm{L}}, \tag{2} \label{eq:Z_O}$$

and shunt-feedback resistance Z_{O-REG} is

$$Z_{\text{O-REG}} = \frac{Z_{\text{O}} \| r_{\text{oP}}}{LG_{\text{V}}}, \tag{3}$$

where loop gain LG_V is the gain across the feedback loop (i.e., across $G_{\rm EA},~Q_{\rm P},~{\rm and}~R_{\rm FB1}-R_{\rm FB2}).~A_{\rm IN}$ is, therefore, low at low frequencies (because LG_V is high) and increases (i.e., deteriorates) past the LDO's internal pole $f_{\rm EA}$ (when LG_V drops). This degradation in PSR continues until LG_V reaches the unity-gain frequency $(f_{\rm 0dB})$ beyond which point C_O and its $R_{\rm ESR}$ dictate how much supply noise shunts to ground [7]. C_O is typically high to shunt more of the noise produced by 1) the supply (for PSR) and 2) sudden load dumps (for accuracy).

B. State of the Art in High-PSR LDOs

While a low-pass filter can attenuate high-frequency noise in $v_{\rm IN}$, the series filter resistor dissipates considerable power [2], and adding a second LDO in series (which also dissipates considerable power) only helps suppress noise at low frequencies [6]. A common-gate cascode transistor can decouple $v_{\rm OUT}$ from $v_{\rm IN}$ across frequency, but again, the cascode also consumes power [1]. Feed forwarding the supply ripple to $Q_{\rm P}$'s base (to ensure $Q_{\rm P}$'s emitter—base terminals sustain the same common-mode ripple) can restrain $Q_{\rm P}$'s current variations, but tuning it to account for $r_{\rm oP}$ variations requires both considerable real estate and quiescent power [3].

III. PROPOSED CURRENT-MODE LDO

Improving the PSR at high frequencies, where emerging dc-dc converters typically switch, without losing additional ohmic (dropout) power, amounts to increasing the impedance to the supply [between v_{IN} and v_{OUT} in Fig. 2(b)] and/or decreasing the impedance (from v_{OUT}) to ground near these frequencies. LDOs achieve good low-frequency PSR because shunt feedback reduces ground impedance ZO-REG at lowto-moderate frequencies. Extending the frequencies for which Z_{O-REG} remains low without compromising stability, however, is difficult [2], [7], [8]. This brief instead proposes to insert a higher frequency series (current) sampling loop that, without increasing dropout voltage, increases the impedance to the supply at higher frequencies, where the state of the art fails. In other words, series feedback regulates output transistor QP's current and increases its (supply) impedance just like shunt feedback regulates v_{OUT} and decreases ground impedance.

The aim of the series-sampling loop is to transform Q_P into a current source only at higher frequencies (because shunt feedback already performs well at lower frequencies). The proposed circuit shown in Fig. 3 achieves this by 1) sampling Q_P 's current with sense transistor Q_S 's current i_S (via g_{mS}), 2) high-pass-filtering i_S with transconductor $G_I(s)$, and 3) shunt-mixing $G_I(s)$'s output i_{FB} into the voltage loop (with i_{REF}). As a result, because i_{FB} is negligibly small at low frequencies, the voltage loop alone defines v_{EA} to control Q_P . At higher frequencies, the voltage loop sets dynamic current reference i_{REF} against which the faster current loop regulates i_{FB} to control Q_P 's current i_P to supply the load. Notice that transconductor G_V samples v_{OUT} , and amplifier A_D buffers v_{EA} (to decouple Q_P 's large parasitic capacitance from v_{EA}).




Fig. 3. Small-signal model of the proposed high-PSR current-mode LDO.




Fig. 4. Frequency response of the proposed (a) current and (b) voltage loops.

A. Stability

 $\textit{Current Loop:}\$ Since the voltage loop mixes the system's input reference $V_{\rm REF}$ and samples the system's output $v_{\rm OUT},$ the current loop is within the voltage loop and must, therefore, remain stable past the voltage loop's unity-gain frequency $f_{\rm V.0dB}.$ From Fig. 3, the gain across the current loop is

$$LG_{I} = \frac{R_{GI}G_{I}(s)R_{EA}A_{D}g_{mS}}{\left(1 + \frac{s}{2\pi f_{EA}}\right)} \equiv \frac{R_{GI}G_{I}(s)R_{EA}A_{D}g_{mS}}{\left(1 + R_{EA}C_{EA}s\right)}, \quad (4)$$

where $C_{\rm EA}$ produces pole $f_{\rm EA}$ at $v_{\rm EA}$, and $R_{\rm GI}$ is $G_{\rm I}(s)$'s input resistance. As a high-pass filter, $G_{\rm I}(s)$ incorporates a zero–pole pair at $f_{\rm ZD}$ and $f_{\rm PD}$ (before $f_{\rm EA}$), i.e.,

$$G_{I}(s) = \frac{G_{I0} \left(1 + \frac{s}{2\pi f_{ZD}}\right)}{\left(1 + \frac{s}{2\pi f_{PD}}\right)},$$
 (5)

where $f_{\rm ZD}$ precedes $f_{\rm PD}$, and the low-frequency gain $G_{\rm I0}$ is substantially low. Because of $G_{\rm I}(s)$, as Fig. 4(a) illustrates, loop gain $LG_{\rm I}$ is low at low frequencies at

$$LG_{I0} = R_{GI}G_{I0}R_{EA}A_{D}g_{mS}$$
 (6)

and rises with frequency past $f_{\rm ZD}$ to level at $f_{\rm PD}$ to

$$LG_{\rm I}|_{\rm f_{PD} < f < p_{EA}} \approx R_{\rm GI}G_{\rm I0}R_{\rm EA}A_{\rm D}g_{\rm mS}\left(\frac{f_{\rm PD}}{f_{\rm ZD}}\right).$$
 (7)

 $C_{\rm EA}$ then lowers $LG_{\rm I}$ past $f_{\rm EA}$ at -20 dB/dec. Setting the parasitic pole at $Q_{\rm P}$'s base $v_{\rm B}$ ($f_{\rm B}$) above current-loop's unitygain frequency $f_{\rm I.0dB}$ or canceling its effects with another zero ensures that $LG_{\rm I}$ crosses 0 dB with a single-pole rolloff (at -20 dB/dec), that is with adequate phase margin.

From the perspective of the voltage loop, current gain $i_S/i_{\rm REF}$ is the current loop's closed-loop gain $A_{\rm LCL}$,

$$A_{\rm I.CL} \equiv \frac{i_{\rm S}}{i_{\rm REF}} = \frac{A_{\rm I.OL}}{1 + LG_{\rm I}}, \eqno(8)$$

where open-loop current gain A_{I,OL} is given by

$$A_{\rm I.OL} \equiv \frac{i_{\rm S}}{i_{\rm FB}-i_{\rm REF}} = R_{\rm EA}A_{\rm D}g_{\rm mS}. \eqno(9)$$

At low frequencies, LG_I is considerably below unity, so $A_{I.CL}$ reduces to $A_{I.OL}$ or $R_{EA}A_{D}g_{mS}$. $A_{I.CL}$ decreases once LG_I rises above 0 dB, and LG_I at the crossover frequency f_{CO} is

$$LG_{I}|_{f_{\rm ZD} < f < f_{\rm PD}} \approx R_{\rm GI}G_{\rm I0}R_{\rm EA}A_{\rm D}g_{\rm mS} \times \left. \left(1 + \frac{s}{2\pi f_{\rm ZD}} \right) \right|_{f_{\rm CO} \approx \frac{f_{\rm ZD}}{R_{\rm GI}G_{\rm I0}R_{\rm EA}A_{\rm D}g_{\rm mS}}} \equiv 1.$$

$$(10)$$

Once $G_I(s)$, and, thus, LG_I flatten (past f_{PD}), $A_{I.CL}$ levels to

$$A_{\rm I.CL}|_{\rm f_{\rm PD} < f < p_{\rm EA}} \approx \frac{R_{\rm EA}A_{\rm D}g_{\rm mS}}{R_{\rm GI}G_{\rm I0}R_{\rm EA}A_{\rm D}g_{\rm mS}\left(\frac{f_{\rm PD}}{f_{\rm ZD}}\right)} = \frac{f_{\rm ZD}}{R_{\rm GI}G_{\rm I0}f_{\rm PD}}, \tag{11}$$

and falls again at -20 dB/dec past $A_{\rm I.CL}$'s -3-dB bandwidth $(f_{\rm I.CL.-3dB}),$ which equates to a moderate-frequency gain-bandwidth product of

$$f_{\rm I.CL.-3\,dB} \!\!\approx \!\! (LG_{I|f_{\rm PD} \!<\! f \!<\! p_{\rm EA}}) f_{\rm EA} \!\!=\!\! \left(\! \frac{R_{\rm GI} G_{\rm I0} R_{\rm EA} A_{\rm D} g_{\rm mS} f_{\rm PD}}{f_{\rm ZD}} \!\!\right) \!\! f_{\rm EA}. \tag{12}$$

In other words, the current loop effectively introduces poles at $f_{\rm CO}$ and $f_{\rm LCL,-3dB}$ and a zero at $f_{\rm PD}$ to the voltage loop.

Voltage Loop: From Fig. 3, both Q_P and Q_S 's currents i_P and i_S (from g_{mP} and g_{mS}) flow to the output as i_O to set v_{OUT} , which means that $A_{I,CL}$ alone does not describe i_O/i_{REF} . Instead, since i_P is a mirror-ratio translation (M_I) of i_S , i_O/i_{REF} is

$$\frac{i_{\rm O}}{i_{\rm REF}} = \frac{i_{\rm P} + i_{\rm S}}{i_{\rm REF}} = A_{\rm I.CL} \left(1 + \frac{i_{\rm P}}{i_{\rm S}} \right) = A_{\rm I.CL} (1 + M_{\rm I}). \quad (13)$$

As such, the gain across the voltage loop is

$$LG_{V} = G_{V}A_{I.CL}(1 + M_{I})Z_{O}\left(\frac{R_{FB2}}{R_{FB1} + R_{FB2}}\right),$$
 (14)

where Z_O is the impedance at v_{OUT} , and $R_{FB1}-R_{FB2}$ voltage–divides v_{OUT} to G_V 's input v_{FB} . As a result, as Fig. 4(b) shows, LG_V first drops past $A_{\rm I.CL}$'s crossover frequency $f_{\rm CO}$, and more rapidly past Z_O 's C_O pole f_O (when C_O shunts $r_{\rm oP}$), until $A_{\rm I.CL}$ levels past $f_{\rm PD}$ (with a zero). LG_V is stable because it reaches $f_{\rm V.0dB}$ below $A_{\rm I.CL}$'s $f_{\rm I.CL.-3dB}$ (i.e., at -20 dB/dec and with an adequate phase margin). Without the current loop, as in conventional LDOs, the loop gain [depicted by LG_V^{\wedge} in Fig. 4(b)] would first drop past Z_O 's C_O pole f_O and more rapidly past $v_{\rm EA}$'s pole $f_{\rm EA}$, inducing LG_V^{\wedge} to reach unity-gain frequency $f_{\rm V.0dB}^{\wedge}$ at -40 dB/dec (with little to no phase margin). In other words, the current loop helps stabilize the voltage loop. Note that C_O 's $R_{\rm ESR}$ zero is above $f_{\rm I.CL.-3dB}$ because $R_{\rm ESR}$ is negligibly small at a few milliohms.

B. PSR Performance

The current loop effectively introduces series (current-sampled) impedance $Z_{\rm I}$ in the supply path, as Fig. 5(a)




Fig. 5. PSR (a) model and (b) response of the proposed current-mode LDO.

illustrates, just like shunt sampling introduces shunt (voltage-sampled) impedance $Z_{\rm V}$ to ground. Similarly, high $LG_{\rm I}$ increases $Z_{\rm I}$ just as high $LG_{\rm V}$ decreases $Z_{\rm V}$

$$Z_{I} = LG_{I}Z_{LOL} \approx LG_{I}r_{oP}$$
 (15)

and

$$Z_{V} \equiv Z_{O-REG} = \frac{Z_{V.OL}}{LG_{V}} = \frac{Z_{O} \| (r_{oP} + Z_{I})}{LG_{V}} \approx \frac{Z_{O}}{LG_{V}}, (16)$$

except the former does so at high frequencies and the latter at low frequencies in the proposed scheme. In either case, high loop gains improve PSR (i.e., increase $Z_{\rm I}$ and decrease $Z_{\rm V}$).

The fundamental benefit of series feedback is increasing supply impedance Z_U [in Fig. 5(a)] from its $r_{\rm oP}$ base by a $(1+LG_I)$ factor. Because the current loop is open at low frequencies (i.e., $LG_I<1$), Z_U is $r_{\rm oP}$ at low frequencies, as shown in (i) in Fig. 5(b). The loop asserts its influence when LG_I rises above 0 dB, past crossover frequency $f_{\rm CO}$, beyond which point Z_U follows LG_I 's response, leveling past $f_{\rm PD}$, and decreasing after $f_{\rm EA}$. Z_U , then, falls back to its open-loop value of $r_{\rm oP}$ beyond $f_{\rm I.0dB}$ when LG_I , again, falls below 0 dB.

 LG_I also affects total ground impedance Z_D [in Fig. 5(a)] via the closed-loop current gain $A_{\rm I.CL}.$ $LG_V,$ for instance, decreases past LG_I 's $f_{\rm CO}$, so Z_V (and, thus, $Z_D)$ increases past $f_{\rm CO}$ in (ii) in Fig. 5(b), leveling after LG_I 's $f_{\rm PD}.$ Beyond $f_{\rm V.0dB},$ Z_V surpasses Z_O (so Z_D reduces to Z_O) and C_O shunts $v_{\rm OUT}$ (so Z_O decreases until C_O 's impedance is negligible relative to $R_{\rm ESR}$ —past $f_{\rm ESR}$), beyond which point Z_O (and, therefore, Z_D) flattens to $R_{\rm ESR}.$ Without the current loop, the ground impedance (Z_D^{\wedge}) would remain unchanged from its low-frequency value until $f_{\rm EA}$ induces Z_V^{\wedge} to increase, past which point Z_D^{\wedge} rises with $Z_V^{\wedge}.$ When Z_V^{\wedge} surpasses Z_O (after the loop's unity-gain frequency $f_{V.0dB}^{\wedge},$ Z_D^{\wedge} follows $Z_O,$ falling as C_O shunts $v_{\rm OUT}$ until C_O completely shorts (past $f_{\rm ESR}$) and Z_O (and Z_D^{\wedge}) reduces to $R_{\rm ESR}.$

To appreciate $LG_{\rm I}$'s impact on PSR, recall that supply gain $A_{\rm IN}$ is a voltage-divider translation, and its reciprocal is PSR

$$A_{IN} \equiv \frac{1}{PSR} = \frac{Z_O \| Z_V}{(r_{oP} + Z_I) + Z_O \| Z_V}.$$
 (17)

At low frequencies, $Z_{\rm I}$ is negligible relative to $r_{\rm oP},$ and $Z_{\rm V}$ is considerably lower than $Z_{\rm O}$ and $r_{\rm oP},$ so PSR reduces to $r_{\rm oP}/Z_{\rm V}.$ Above $f_{\rm CO},$ LG_I increases $Z_{\rm I}$ (and $Z_{\rm U}),$ so PSR

Authorized licensed use limited to: Technische Universitaet Muenchen. Downloaded on July 01,2025 at 11:03:17 UTC from IEEE Xplore. Restrictions apply.




Fig. 6. Transistor-level schematic of the proposed current-mode LDO.

changes to Z_I/Z_V , except both Z_I and Z_V increase beyond this point, which means that PSR remains unchanged past f_{CO} , as (iii) in Fig. 5(b) illustrates. Similarly, Z_I and Z_V both level after f_{PD} , so no changes in PSR occur until f_{EA} decreases Z_I (and Z_U), reducing PSR after f_{EA} .

Above $f_{V.0dB},\,Z_V$ surpasses $Z_O,\,$ so Z_D reduces to Z_O and PSR to $Z_I/Z_O,\,$ where C_O shunts $Z_O,\,$ again canceling Z_I 's decreasing effect and leveling PSR (past $f_{V.0dB}).$ PSR remains unchanged until Z_U reduces back to $r_{\rm oP}$ (i.e., PSR is $r_{\rm oP}/Z_O)$ when LG_I falls below 0 dB (past $f_{I.0dB}).$ This cessation in Z_I 's descent, combined with Z_O 's continued fall, causes PSR to increase after $f_{I.0dB},\,$ until C_O shorts past $f_{\rm ESR}$ (i.e., Z_O reduces to $R_{\rm ESR}),\,$ and PSR levels to $r_{\rm oP}/R_{\rm ESR}.$ Note that without the current loop, as (iii) in Fig. 5(b) illustrates, PSR $^{\wedge}$ is worse near $f_{V.0dB}^{\wedge},\,$ at frequencies where emerging dc–dc converters typically switch.

C. IC Design

The prototyped current-mode LDO in Fig. 6 senses i_P with mirror transistor Q_S. Q_S's degenerating resistor R_S (also in Fig. 3 as $R_{\rm GI}$) then converts sense current $i_{\rm S}$ into a voltage. $R_{\rm S}$ and $Q_{\rm S}$'s emitter area are large enough to ensure that $R_{\rm S}$'s voltage is discernable and sufficiently small (at 100 Ω and 2/5 of Q_P's area) to keep the power lost in R_S low. Input pairs $Q_{C1}-Q_{C2}$ and $Q_{V1}-Q_{V2}$ implement $G_I(s)$ and G_V in Fig. 3, and cascodes $\mathrm{QQ}_{\mathrm{M1}}\mathrm{-Q}_{\mathrm{M2}}\mathrm{-Q}_{\mathrm{M3}}\mathrm{-Q}_{\mathrm{M4}}$ fold and combine their respective ac output currents into $v_{\rm EA}.\ R_{\rm DEG}$ degenerates $Q_{C1}-Q_{C2}$'s gain to G_{I0} or $g_{mC}/(1+0.5R_{DEG}g_{mC})$, which is roughly 1/0.5R_{DEG}, to keep G_I(s) (and LG_I) low at low frequencies, and C_{DEG} shorts R_{DEG} to increase G_I(s) (and LG_{I}) past $1/2\pi C_{DEG}R_{DEG}$ [f_{ZD} in Fig. 4(a)]. $G_{I}(s)$ levels to g_{mC} when the degenerating effect (impedance) disappears past $g_{mC}/4\pi C_{DEG}$, which is f_{PD} in Fig. 4(a). Because LG_I is low and LG_V is high at low frequencies, G_I(s)'s output and its impact on dc input-referred offset are low, which means that the LDO regulates v_{OUT} accurately. Although Q_S and Q_D conduct more current when $I_{\rm O}$ rises, the rise constitutes a small fraction of $I_{O(\max)}$, so current efficiency remains high (see Table II).

 $R_{\rm Z}$ limits $C_{\rm EA}$'s shunt current to introduce a zero at $1/2\pi R_{\rm Z}C_{\rm EA}$, whose objective is to cancel the effects of the parasitic pole at the bases of $Q_{\rm P}$ and $Q_{\rm S}$. Similarly, $C_{\rm FF}$ feeds forward in-phase signals from $v_{\rm OUT}$ to $v_{\rm FB}$ at moderate to high frequencies to generate a zero that cancels the pole introduced at $Q_{\rm V2}$'s base. Lastly, because $Q_{\rm P}$'s current gain $\beta_{\rm PNP}$ varies




Fig. 7. Simulated loop-gain response of the (a) current and (b) voltage loops when loading the LDO with 5 mA.




Fig. 8. Frequency response of the LDO under 0, 1, and 5 mA of the load.

widely across load currents, $D_{\rm D}$ and $R_{\rm D}$ help ensure a relatively constant current gain from $Q_{\rm D}$'s collector to the output load to help maintain stability across extreme operating corners.

In practice, f_{PD} nears f_{EA}, so LG_I's flattening effect in Fig. 4(a) seems absent in the simulated response in Fig. 7(a). Similarly, LG_I's f_{PD} is near f_O, so their opposing effects on LG_V [see Fig. 4(b)] cancel the Bode plot in Fig. 7(b), allowing LG_V to drop past f_{CO} and reach $f_{V.0dB}$ at -20 db/dec. Fig. 7(b) also illustrates how LG_V^{\wedge} (without the current loop) reaches $f_{V,0dB}^{\wedge}$ at -40 dB/dec. The simulation results in Fig. 8 show that the system exhibits no less than 50° of phase margin when loaded with 0, 1, and 5 mA, which indicates that the system is stable as low-frequency gain LG_{V,DC} and f_O (i.e., r_{oP} in Z_O) shift across loads. Notice that $r_{\rm oP}$ and $R_{\rm EA}$ (which is roughly Q_D 's r_{π} or 43 k Ω) both decrease with increasing values of i_P, so LG_{V,DC} generally decreases with higher load currents. For verification, Table I shows that the derived locations of the poles and zeros match reasonably well with their simulated counterparts in Figs. 7 and 8.

IV. EXPERIMENTAL RESULTS

Fig. 9 shows the photograph of the fabricated 1.5- μ m bipolar IC and the PCB used to evaluate it. Fig. 10(a) illustrates the

TABLE I
CALCULATED VERSUS SIMULATED LOCATIONS OF
POLES AND ZEROS AT 5 mA

Parameter	Calculated	Simulated
f_{ZD}	1.4 kHz	1.3 kHz
f_{CO}	10 kHz	14 kHz
f _{PD}	95 kHz	110 kHz
f_{O}	$88 \text{ kHz}^{\Omega}/1 \text{ kHz}^{\Psi}$	95 kHz $^{\Omega}/1.1$ kHz $^{\Psi}$
f_{EA}	369 kHz	405 kHz

 $^{^{\}Omega}$ Resistive load (R_L is V_{OUT}/I_L) and $^{\Psi}$ current-source load (R_L is infinite).




Fig. 9. (a) 1.2 mm² die and (b) PCB photographs.




Fig. 10. Transient (a) load-step and (b) input-line responses.

LDO's transient response to 0- to 5-mA 100-ns load steps with 15 nF of output capacitance $C_{\rm O}.$ Note that $v_{\rm OUT}$ rises to 200 mV when the load suddenly falls, and $R_{\rm FB1}-R_{\rm FB2}$ slew it back to regulation in roughly 0.8 ms. The response shows that the LDO is stable with 15 nF of $C_{\rm O}.$ Fig. 10(b) further shows that $v_{\rm OUT}$ settles within roughly 0.15 mV of its target in 0.54 μs in response to 1- μs 500-mV input variations $(\Delta v_{\rm IN}),$ which indicates that the LDO's bandwidth is faster than roughly 1 MHz. Although the time scale in Fig. 10(a) (which was adjusted to accommodate $v_{\rm OUT}$'s slew-rate response) cannot show it, the LDO also recovers from a rising load step in less than 1 μs .

To measure PSR across frequency, low-amplitude sinusoids of various frequencies were superimposed onto the LDO's input supply $v_{\rm IN}$, and the resulting ripple at $v_{\rm OUT}$ was recorded. The peak–peak voltage of the input ripple was only 100 mV to avoid disrupting the LDO's biasing point. Because the LDO considerably attenuates the ripple considerably, a low-noise high-bandwidth amplifier (LT6200-10) amplified $v_{\rm OUT}$ to a level that the monitoring oscilloscope could discern.

To appreciate the impact of the current loop on PSR, Fig. 11 shows the response with (PSR) and without (PSR^) the current loop (where shorting $R_{\rm S}$ disables the current loop). To keep the LDO stable in both cases, $C_{\rm O}$ was 68 nF because the LDO became unstable with 15 nF without the current loop. As Fig. 11 shows, the current loop further suppresses supply ripples in the critical worst case range of 0.5–5 MHz (where dc–dc converters typically switch) by 20 dB when loaded with 5 mA.

Although each application values parameters differently, high PSR LDOs generally trade the PCB area with a larger off-chip C_O (to shunt supply ripple), lower maximum I_O (to raise




Fig. 11. PSR measurement results with and without the current loop.

TABLE II STATE-OF-THE-ART COMPARISONS

	Cascode LDO [1]	Feed Forward LDO [3]	TPS719X LDO [10]	Proposed Current- Mode LDO
V _{IN(min)}	1.8 V	1.15 V	2.7 V	1.4 V
I _{O(max)}	5 mA	25 mA	200 mA	5 mA
V _{DO}	450 mV	150 mV	230 mV	200 mV
C _{O(min)}	On Chip	4 μF	1 μF	15 nF
Load Reg.	1.6 mV/mA	48 μV/mA	75 μV/mA	920 μV/mA
Current Efficiency	98.5%	99.8%	99.95% ^λ 99.90 ^φ	98.9% ^λ 96.3% ^φ
PSR at 100 kHz	61 dB	62 dB	58 dB	57 dB*
PSR _(min)	27 dB	56 dB	24 dB	29 dB ^{^,*} 32 dB ^Ω 49 dB [*]
t _{Response}	0.30 μs	2.4 μs ^Ψ	_	0.54 μs
Technology	0.6 μm CMOS	0.13 μm CMOS	-	1.5 μm Bipolar
FoM	N/A	25M	14M	10M ^{^,*} 66M ^Ω 104M [*]

 $^{^{\}lambda}$ No load, $^{\varphi}$ full load, $^{\Psi}$ calculated, $^{\wedge}$ without I loop, $^{\Omega}$ with 15 & *68 nF of C_O.

 $r_{\rm ds})$, and raise dropout voltage $V_{\rm DO}$ (to reduce early effects) for higher $PSR_{\rm (min)}$. As such, a linear figure-of-merit (FoM) that improves with higher $PSR_{\rm (min)}$ and $I_{\rm O(max)}$ and lower $V_{\rm DO}$ and $C_{\rm O}$, although not universally applicable, reasonably reflects LDO tradeoff performance. Accordingly, the FoM in Table II ($PSR_{\rm (min)}I_{\rm O(max)}/V_{\rm DO}C_{\rm O}$) indicates that the proposed LDO performs $6\times$ and $3\times$ better than itself without the current loop and the state of the art, respectively. This FoM does not include the quiescent current, the bandwidth, or the die area because they depend strongly on the process, which varies across the state of the art.

V. CONCLUSION

Experimental results have shown that the proposed current-mode LDO improves PSR by 20 dB across the critical worst case frequency range of 0.5–5 MHz, where most dc–dc converters switch, and typical LDOs falter. PSR was roughly $3\times$ better than the state of the art in externally compensated LDOs. The prototyped 1.5- μ m bipolar LDO achieved this performance by increasing the impedance to the supply with a current-sampling feedback loop. The loop essentially samples the output current with a mirroring sense transistor and mixes it into the main (voltage) loop through a frequency-shaping (RC-degenerated)

differential pair. Further suppressing the supply ripple (by $6\times$) in this way prevents switching converter noise from rendering sensitive analog functions ineffectual.

REFERENCES

- [1] V. Gupta and G. A. Rincón-Mora, "A 5 mA 0.6 μm CMOS Miller-compensated LDO regulator with -27 dB worst-case power-supply rejection using 60pF of on-chip capacitance," in *Proc. IEEE Int. Solid-State Circuits Conf.*, San Francisco, CA, Feb. 2007, pp. 520–521.
- [2] V. Gupta, "An accurate, trimless, high PSRR, low-voltage, CMOS band-gap reference IC," Ph.D. dissertation, Georgia Tech, Atlanta, GA, 2007.
- [3] M. El-Nozahi, A. Amer, J. Torres, K. Entesari, and E. Sanchez-Sinencio, "A 25 mA 0.13 μm CMOS LDO regulator with power supply rejection better than -56 dB up to 10 MHz using feedforward ripple-cancellation technique," in *Proc. IEEE Int. Solid-State Circuits Conf.*, San Francisco, CA, Feb. 2009, pp. 330–331.
- [4] J. M. Ingino and V. R. Von Kaenel, "A 4-GHz clock system for high-performance system-on-a-chip design," *IEEE J. Solid-State Circuits*, vol. 36, no. 11, pp. 1693–1698, Nov. 2001.

- [5] C. Lee, L. McClellan, and J. Choma, Jr., "A supply-noise-insensitive CMOS PLL with a voltage regulator using DC-DC capacitive converter," *IEEE J. Solid-State Circuits*, vol. 36, no. 10, pp. 1453–1463, Oct. 2001.
- [6] V. Gupta and G. A. Rincón-Mora, "A low dropout, CMOS regulator with high PSR over wideband frequencies," in *Proc. IEEE Int. Symp. Circuits Syst.*, Kobe, Japan, May 2005, pp. 4245–4248.
- [7] G. A. Rincón-Mora, Analog IC Design With Low-Dropout Regulators. New York: McGraw-Hill, 2009.
- [8] K. N. Leung and P. K. T. Mok, "A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation," *IEEE J. Solid State Circuits*, vol. 38, no. 10, pp. 1691–1702, Oct. 2003.
- [9] M. Lazarczyk, N. Barry, T. O'Donnell, and B. Grzesik, "Design considerations for high frequency buck converter," in *Proc. Int. Univ. Power Eng. Conf.*, Sep. 2007, pp. 701–706.
- [10] Dual 200 mA, High PSRR LDOs, TI Part # TPS719XX. [Online]. Available: http://focus.ti.com/lit/ds/symlink/tps71933-28.pdf