Comp E 475

Microprocessors

Lab: HW 5

Student: Davit Barbakadze

Red ID #: 822164584

Contents

Task Description	3
Solution	
Simulation & Verification	
Comparison	
Conclusion	

Task Description

In Assignment 5 we had to use previous work (HW4) and add some instructions. We had to add two 3bit outputs mem_instr_type, jmp_instr_type and had to control those outputs with specific logic:

- mem_instr_type, 2 bits, values from 0 to 2
 - 1 if given Memory instruction type is of Immediate
 - 2 if it's "Register shifted by value" type
 - 0 if it's not identifiable
- jmp_instr_type, 2 bits , values from 0 to 2
 - 1 if given Jump instruction type is of Branch only
 - 2 if it's Branch and Link
 - 0 if it's not identifiable

Solution

I added two short conditional statements two determine the value of both outputs. I could remove clock and use just combinational circuit but the code also works inside always block so I left it as it was.

```
2 module INSTR_DATA(
                      input clk,
                        input wire[31:0] instruction,
                     output reg[2:0] instr_type,
output reg[3:0] data_instr_type,
                      output reg[2:0] mem_instr_type,
                      output reg[2:0] jmp_instr_type
10
                    always@(posedge clk) begin
                                      instr_type = instruction[27] && !instruction[26] ? 2'b11 :
13
                                                                                                        !instruction[27] && instruction[26] ? 2'b10 :
14
                                                                                                             !instruction[27] && !instruction[26] ? 2'b01:
16
                                                                                                           2'b00;
17
                                        data_instr_type = instruction[25] ? 3'b001 :
18
                                                                                                                               !instruction[25] && !instruction[4] ? 3'b010 :
20
                                                                                                                                  instruction[25] && !instruction[7] && instruction[4] ? 3'b011 :
                                                                                                                                  instruction[25] && instruction[24] && instruction[7] && instruction[7] && instruction[6] && instruction[7] && instruction[4] && instruction[4] && instruction[7] && instruction[4] && instruction[6] && instructio
21
22
23
                                                                                                                                  3'b000;
                                     mem_instr_type = data_instr_type == 1 ? 1 :
25
                                                                                                       data_instr_type == 2 ? 2 :
26
27
28
                                 | jmp_instr_type = instruction[25] && !instruction[24] ? 2'b01 : instruction[25] && instruction[24] ? 2'b10 :
29
30
                                                                                                       2'b00;
32
33
                        end
           endmodule
34
35
36
```

Figure 1 verilog code

In figure 1 we see what our new code looks like.

Simulation & Verification

Figure 2 git commit output

Last two assignment operations are new for this lab, which can also be seen in my git commit in green color.

Comparison

As we have committed on the last assignment, we only changed some part of our code, so we see what exactly is changed on the code compared to previous submission of our repository file.

Conclusion

I learned how to commit on git and how to make difference between old and new code of the repository.

Git repository for this task: https://github.com/nikanika0221/Instruction-data